

7451, LS51, S51 Gates

'51, 'S51 Dual 2-Wide 2-Input AND-OR-Invert Gate
'LS51 Dual 2-Wide 3-Input, 2-Wide 2-Input AND-OR-Invert Gate

Product Specification

Logic Products

FUNCTION TABLE '51, 'S51, 1/2 'LS51

INPUTS				OUTPUT
A	B	C	D	Y
H	H	X	X	L
X	X	H	H	L
All other combinations				H

'LS51

INPUTS						OUTPUT
A	B	C	D	E	F	Y
H	H	H	X	X	X	L
X	X	X	H	H	H	L
All other combinations						H

H = HIGH voltage level

L = LOW voltage level

X = Don't care

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
7451	11ns	5.7mA
74LS51	12ns	1.1mA
74S51	3.5ns	11mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE $V_{CC} = 5V \pm 5\%$; $T_A = 0^\circ C$ to $+70^\circ C$
Plastic DIP	N7451N, N74LS51N, N74S51N
Plastic SO	N74LS51D, N74S51D

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74	74S	74LS
All	Inputs	1ul	1Sul	1LSul
Y	Output	10ul	10Sul	10LSul


NOTE:

Where a 74 unit load (ul) is understood to be $40\mu A$ I_{IH} and $-1.6mA$ I_{IL} , a 74S unit load (Sul) is $50\mu A$ I_{IH} and $-2.0mA$ I_{IL} , and 74LS unit load (LSul) is $20\mu A$ I_{IH} and $-0.4mA$ I_{IL} .


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



December 4, 1985

5-90

853-0564 81501

Gates

7451, LS51, S51

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)


PARAMETER		74	74LS	74S	UNIT
V _{CC}	Supply voltage	7.0	7.0	7.0	V
V _{IN}	Input voltage	−0.5 to +5.5	−0.5 to +7.0	−0.5 to +5.5	V
I _{IN}	Input current	−30 to +5	−30 to +1	−30 to +5	mA
V _{OUT}	Voltage applied to output in HIGH output state	−0.5 to +V _{CC}	−0.5 to +V _{CC}	−0.5 to +V _{CC}	V
T _A	Operating free-air temperature range	0 to 70			°C

RECOMMENDED OPERATING CONDITIONS


PARAMETER	74			74LS			74S			UNIT
	Min	Nom	Max	Min	Nom	Max	Min	Nom	Max	
V _{CC}	4.75	5.0	5.25	4.75	5.0	5.25	4.75	5.0	5.25	V
V _{IH}	2.0			2.0			2.0			V
V _{IL}			+0.8			+0.8			+0.8	V
I _{IK}			−12			−18			−18	mA
I _{OH}			−400			−400			−1000	μA
I _{OL}			16			8			20	mA
T _A	0		70	0		70	0		70	°C

NOTE:
V_{IL} = +0.7V MAX for 54S at T_A = +125°C only.

TEST CIRCUITS AND WAVEFORMS



1C028405



WF064505

Test Circuit For 74 Totem-Pole Outputs

DEFINITIONS

R_L = Load resistor to V_{CC}; see AC CHARACTERISTICS for value.

C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

R_T = Termination resistance should be equal to Z_{OUT} of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

t_{TLH}, t_{THL} Values should be less than or equal to the table entries.

Input Pulse Definition

FAMILY	INPUT PULSE REQUIREMENTS				
	Amplitude	Rep. Rate	Pulse Width	t _{TLH}	t _{THL}
74	3.0V	1MHz	500ns	7ns	7ns
74LS	3.0V	1MHz	500ns	15ns	6ns
74S	3.0V	1MHz	500ns	2.5ns	2.5ns

Gates

7451, LS51, S51

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)


PARAMETER	TEST CONDITIONS ¹	7451			74LS51			74S51			UNIT
		Min	Typ ²	Max	Min	Typ ²	Max	Min	Typ ²	Max	
V_{OH} HIGH-level output voltage	$V_{CC} = \text{MIN}, V_{IL} = \text{MAX}, I_{OH} = \text{MAX}$	2.4	3.4		2.7	3.4		2.7	3.4		V
V_{OL} LOW-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = \text{MIN}$	$I_{OL} = \text{MAX}$									V
		$I_{OL} = 4\text{mA (74LS)}$									V
V_{IK} Input clamp voltage	$V_{CC} = \text{MIN}, I_I = I_{IK}$			-1.5			-1.5			-1.2	V
I_I Input current at maximum input voltage	$V_{CC} = \text{MAX}$	$V_I = 5.5\text{V}$									mA
		$V_I = 7.0\text{V}$						0.1			mA
I_{IH} HIGH-level input current	$V_{CC} = \text{MAX}$	$V_I = 2.4\text{V}$									μA
		$V_I = 2.7\text{V}$						20			μA
I_{IL} LOW-level input current	$V_{CC} = \text{MAX}$	$V_I = 0.4\text{V}$									mA
		$V_I = 0.5\text{V}$						-2.0			mA
I_{OS} Short-circuit output current ³	$V_{CC} = \text{MAX}$	-18		-55	-20		-100	-40		-100	mA
I_{CC} Supply current (total)	$V_{CC} = \text{MAX}$	I_{OCH} Outputs HIGH									mA
		I_{OCL} Outputs LOW									mA

NOTES:

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

2. All typical values are at $V_{CC} = 5\text{V}$, $T_A = 25^\circ\text{C}$.

3. I_{OS} is tested with $V_{OUT} = +0.5\text{V}$ and $V_{CC} = V_{CC} \text{ MAX} + 0.5\text{V}$. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

AC WAVEFORM

$V_M = 1.3\text{V}$ for 74LS; $V_M = 1.5\text{V}$ for all other TTL families.

Waveform 1. Waveform For Inverting Outputs

AC ELECTRICAL CHARACTERISTICS $T_A = 25^\circ\text{C}$, $V_{CC} = 5.0\text{V}$

PARAMETER		TEST CONDITIONS	74		74LS		74S		UNIT
			$C_L = 15\text{pF}, R_L = 400\Omega$		$C_L = 15\text{pF}, R_L = 2\text{k}\Omega$		$C_L = 15\text{pF}, R_L = 280\Omega$		
			Min	Max	Min	Max	Min	Max	
t_{PLH} t_{PHL}	Propagation delay	Waveform 1		22 15		20 20		5.5 5.5	ns