Signetics

74173, LS173 Flip-Flops

Quad D-Type Flip-Flop With 3-State Outputs Product Specification

Logic Products

FEATURES

- Edge-triggered D-type register
- Gated Input enable for hold "do nothing" mode
- 3-State output buffers
- Gated output enable control
- Pin compatible with the 8T10 and DM8551

DESCRIPTION

The '173 is a 4-bit parallel load register with clock enable control, 3-State buffered outputs and master reset. When the two Clock Enable (\overline{E}_1 and \overline{E}_2) inputs are LOW, the data on the D inputs is loaded into the register synchronously with the LOW-to-HIGH Clock (CP) transition. When one or both \overline{E} inputs are HIGH one set-up time before the LOW-to-HIGH clock transition, the register will retain the previous data. Data inputs and Clock Enable inputs are fully edge triggered and must be stable only one setup time before the LOW-to-HIGH clock transition.

The Master Reset (MR) is an active HIGH asynchronous input. When the MR is HIGH, all four flip-flops are reset (cleared) independently of any other input condition.

TYPE	TYPICAL f _{MAX}	TYPICAL SUPPLY CURRENT (TOTAL)
74173	35MHz	50mA
74LS173	50MHz	20mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V ±5%; T _A = 0°C to +70°C
Plastic DIP	N74173N, N74LS173N
Plastic SO-16	N74LS173D
Plastic SOL-16	CD7186D

NOTE

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

ĺ	PINS	DESCRIPTION	74	74LS
	All	Inputs	1ul	1LSul
	All	Outputs	10ul	4°30LSul


NOTE

Where a 74 unit load (uI) is understood to be 40 μ A I $_{IH}$ and – 1.6 mA I $_{IL}$ and a 74LS unit load (LSuI) is 20 μ A I $_{IH}$ and –0.4 mA I $_{IL}$.


The 3-State output buffers are controlled by a 2-input NOR gate. When both Output Enable (\overline{OE}_1 and \overline{OE}_2) inputs are LOW, the data in the register is presented at the Q outputs. When one or both \overline{OE} inputs is HIGH, the outputs are

forced to a HIGH impedance "off" state. The 3-State output buffers are completely independent of the register operation; the OE transition does not affect the clock and reset operations.


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)




December 4, 1985

5-330

853-0536 81502

74173, LS173

LOGIC DIAGRAM



MODE SELECT - FUNCTION TABLE

	INPUTS					OUTPUTS	
REGISTER OPERATING MODES	MR	СР	Ē ₁	Ē ₂	Dn	Q _n (Register)	
Reset (clear)	Н	Х	Х	Х	×	L	
Parallel load	L L	↑	1	1	l h	L H	
Hold (no change)	L L	X X	h X	X h	X X	q _n q _n	

	INPUTS				
3-STATE BUFFER OPERATING MODES	Q _n (Register)	ŌĒ ₁	ŌE ₂	Q ₀ , Q ₁ , Q ₂ , Q ₃	
Read	L	L	L	L	
	H	L	L	H	
Disabled	X	H	X	(Z)	
	X	X	H	(Z)	

H = HIGH voltage level.

5-331

h = HIGH voltage level one set-up time prior to the LOW-to-HIGH clock transition.

L = LOW voltage level.

I = LOW voltage level one set-up time prior to the LOW-to-HIGH clock transition.

 q_n = Lower case letters indicate the state of the referenced input (or output) on set-up time prior to the LOW-to-HIGH clock transition.

X = Don't care.

⁽Z) = HIGH impedance "off" state.

↑ = LOW-to-HIGH clock transition.

74173, LS173

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	74	74LS	UNIT
V _{CC}	Supply voltage	7.0	7.0	V
V _{IN}	Input voltage	-0.5 to +5.5	-0.5 to +7.0	V
I _{IN}	Input current	-30 to +5	-30 to +1	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	-0.5 to +V _{CC}	V
TA	Operating free-air temperature range	0 to	70	°C

RECOMMENDED OPERATING CONDITIONS

	PARAMETER		74			74LS		
	FARAMETER	Min Nom		Max	Min	Nom	Max	UNIT
V _{CC}	Supply voltage	4.75	5.0	5.25	4.75	5.0	5.25	V
V_{IH}	HIGH-level input voltage	2.0			2.0			v
VIL	LOW-level input voltage			+0.8			+0.8	V
I _{IK}	Input clamp current			-12			-18	mA
I _{OH}	HIGH-level output current			5.2			-2.6	mA
loL	LOW-level output current			16	_		24	mA
TA	Operating free-air temperature	0		70	0		70	°C

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

PARAMETER		TEST A	ONDITIONO ¹		74173			74LS173		
		TEST CONDITIONS ¹		Min	Typ ²	Max	Min	Typ ²	Max	UNIT
V _{OH}	HIGH-level output voltage	V _{CC} = MIN, V _{IH} V _{IL} = MAX, I _{OH}		2.4			2.4	3.1		V
	_	V _{CC} = MIN,	$V_{CC} = MIN, \ V_{IH} = MIN, \ V_{IL} = MAX \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$			0.4		0.35	0.5	V
V _{OL}	LOW-level output voltage							0.25	0.4	V
V _{IK}	Input clamp voltage	V _{CC} = MIN, I _I =	V _{CC} = MIN, I _I = I _{IK}		1	-1.5			-1.5	V
lozh	Off-state output current,	V _{CC} = MAX,	$V_{CC} = MAX$, $V_O = 2.4$			40				μΑ
102H	HIGH-level voltage applied V _{IH} = MIN	V _O = 2.	7V					20	μΑ	
l _{OZL}	Off-state output current, LOW-level voltage applied	V _{CC} = MAX, V _{II}	= MIN, V _O = 0.4\	,		-40			-20	μΑ
կ	Input current at maximum	V _{CC} = MAX	V _i = 5.5	V		1.0				mA
"	input voltage	ACC - MAX	$V_1 = 7.0$	V					0.1	mA
l _{IH}	HIGH-level input current	V _{CC} = MAX	V _I = 2.4	V		40				μΑ
'111		VCC - WAX	$V_1 = 2.7$	V					20	μΑ
I _{IL}	LOW-level input current	$V_{CC} = MAX, V_i = 0.4V$				-1.6			-0.4	mA
los	Short-circuit output current ³	V _{CC} = MAX		-30		-70	-30		-130	mA
Icc	Supply current ⁴ (total)	V _{CC} = MAX			50	72		20	30	mA

December 4, 1985

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

^{2.} All typical values are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

3. I_{OS} is tested with $V_{OUT} = +0.5V$, and $V_{CC} = V_{CC}$ MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

^{4.} Measure ICC with MR grounded following momentary connection to 4.5V, $\overline{\text{OE}}_2$, $\overline{\text{E}}_1$, $\overline{\text{E}}_2$ and all Data inputs grounded, CP and $\overline{\text{OE}}_1$ at 4.5V, and all outputs open.

74173, LS173

AC ELECTRICAL CHARACTERISTICS $T_A = 25$ °C, $V_{CC} = 5.0$ V

		·	7	74		LS	
PARAMETER		TEST CONDITIONS	$C_L = 50 pF, R_L = 400 \Omega$		C _L = 45pF,	$R_L = 667\Omega$	UNIT
			Min	Max	Min	Max	
f _{MAX}	Maximum clock frequency	Waveform 1	25		30		MHz
t _{PLH} t _{PHL}	Propagation delay Clock to output	Waveform 1		43 31		25 30	ns
t _{PHL}	Propagation delay, MR to output	Waveform 4		27		35	ns
t _{PZH}	Output enable to HIGH level	Waveform 2		30		23	ns
t _{PZL}	Output enable to LOW level	Waveform 3		30		27	ns
t _{PHZ}	Output disable from HIGH level	Waveform 2, C _L = 5pF		14		17	ns
t _{PLZ}	Output disable from LOW level	Waveform 3, C _L = 5pF		20		17	ns

NOTE:


Per industry convention, f_{MAX} is the worst case value of the maximum device operating frequency with no constraints on t_r, t_l, pulse width or duty cycle.

AC SET-UP REQUIREMENTS $T_A = 25$ °C, $V_{CC} = 5.0$ V

D.D.M.F=FB			74		74		
	PARAMETER	TEST CONDITIONS	Min	Max	Max Min		UNIT
t _W (CP)	Clock pulse width	Waveform 1	20		20		ns
t _W (MR)	MR pulse width	Waveform 4	20		20		ns
t _s (D)	Set-up time, data to clock	Waveform 5	10		17		ns
t _h (D)	Hold time, data to clock	Waveform 5	10		0		ns
t _s (Ē)	Set-up time, enable to clock	Waveform 5	17		35		ns
t _h (Ē)	Hold time, enable to clock	Waveform 5	2		0		ns
t _{rec} (MR)	Recovery time, Master Reset to clock	Waveform 4	10		17		ns


74173, LS173


AC WAVEFORMS



74173, LS173

TEST CIRCUITS AND WAVEFORMS





 $V_M = 1.3V$ for 74LS; $V_M = 1.5V$ for all other TTL families.

Test Circuit For 3-State Outputs

SWITCH POSITION

TEST	SWITCH 1	SWITCH 2
tezh	Open	Closed
t _{PZL}	Closed	Open
t _{PHZ}	Closed	Closed
t _{PLZ}	Closed	Closed

DEFINITIONS

 R_L = Load resistor to $V_{\rm CC}$; see AC CHARACTERISTICS for value. C_L = Load capacitance includes jig and probe capacitance;

see AC CHARACTERISTICS for value.

 R_T = Termination resistance should be equal to Z_{OUT} of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

t_{TLH}, t_{THL} Values should be less than or equal to the table

Input Pulse Definition

F41411 V	INPUT PULSE REQUIREMENTS								
FAMILY	Amplitude	Rep. Rate	Pulse Width	t _{TLH}	t _{THL}				
74	3.0V	1MHz	500ns	7ns	7ns				
74LS	3.0V	1MHz	500ns	15ns	6ns				
74S	3.0V	1MHz	500ns	2.5ns	2.5ns				