

74166 Shift Register

8-Bit Serial/Parallel-In, Serial-Out Shift Register
Product Specification

Logic Products

FEATURES

- Synchronous parallel to serial applications
- Synchronous serial data input for easy expansion
- Clock enable for "do nothing" mode
- Asynchronous Master Reset
- See '165 for asynchronous parallel data load

DESCRIPTION

The '166 is an 8-bit shift register that has fully synchronous serial or parallel data entry selected by an active LOW Parallel Enable (\overline{PE}) input. When the \overline{PE} is LOW one set-up time before the LOW-to-HIGH clock transition, parallel data is entered into the register. When \overline{PE} is HIGH, data is entered into internal bit position Q_0 from Serial Data Input (D_S), and the remaining bits are shifted one place to the right ($Q_0 \rightarrow Q_1 \rightarrow Q_2$, etc.) with each positive-going clock transition. For expansion of the register in parallel to serial converters, the Q_7 output is connected to the D_S input of the succeeding stage.

TYPE	TYPICAL f_{MAX}	TYPICAL SUPPLY CURRENT (TOTAL)
74166	35MHz	90mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE $V_{CC} = 5V \pm 5\%$; $T_A = 0^\circ C$ to $+70^\circ C$
Plastic DIP	N74166N
Plastic SO	N74166D

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74
All	Inputs	1ul
Q_7	Output	10ul


NOTE:

Where a 74 unit load (ul) is understood to be $40\mu A I_{IH}$ and $-1.6mA I_{IL}$.


The clock input is a gated OR structure which allows one input to be used as an active LOW Clock Enable (\overline{CE}) input. The pin assignment for the CP and \overline{CE} inputs is arbitrary and can be reversed for layout convenience. The LOW-to-HIGH transition of \overline{CE} input should only

take place while the CP is HIGH for predictable operation. A LOW on the Master Reset (\overline{MR}) input overrides all other inputs and clears the register asynchronously, forcing all bit positions to a LOW state.


PIN CONFIGURATION



LOGIC SYMBOL




LOGIC SYMBOL (IEEE/IEC)



Shift Register

74166

LOGIC DIAGRAM




MODE SELECT — FUNCTION TABLE

OPERATING MODES	INPUTS					Q _n REGISTER		OUTPUT
	PE	CE	CP	DS	D ₀ - D ₇	Q ₀	Q ₁ - Q ₆	Q ₇
Parallel load	l	l	↑	X	h-h	L	L-L	L
Serial shift	h	l	↑	l	X-X	L	Q ₀ -Q ₅	q ₆
	h	l	↑	h	X-X	H	Q ₀ -Q ₅	q ₆
Hold (do nothing)	X	h	X	X	X-X	q ₀	q ₁ -q ₆	q ₇

H = HIGH voltage level
 h = HIGH voltage level one set-up time prior to the LOW-to-HIGH Clock transition.
 L = LOW voltage level
 l = LOW voltage level one set-up time prior to the LOW-to-HIGH Clock transition.
 q_n = Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the LOW-to-HIGH Clock transition.
 X = Don't care.
 ↑ = LOW-to-HIGH Clock transition.

TYPICAL CLEAR, SHIFT, LOAD, INHIBIT, AND SHIFT SEQUENCES



Shift Register

74166

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

PARAMETER		74	UNIT
V_{CC}	Supply voltage	7.0	V
V_{IN}	Input voltage	-0.5 to +5.5	V
I_{IN}	Input current	-30 to +5	mA
V_{OUT}	Voltage applied to output in HIGH output state	-0.5 to + V_{CC}	V
T_A	Operating free-air temperature range	0 to 70	°C

RECOMMENDED OPERATING CONDITIONS

PARAMETER	74			UNIT	
	Min	Nom	Max		
V_{CC}	Supply voltage	4.75	5.0	5.25	V
V_{IH}	HIGH-level input voltage	2.0			V
V_{IL}	LOW-level input voltage			+0.8	V
I_{IK}	Input clamp current			-12	mA
I_{OH}	HIGH-level output current			-800	μ A
I_{OL}	LOW-level output current			16	mA
T_A	Operating free-air temperature	0		70	°C

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

PARAMETER	TEST CONDITIONS ¹	74166			UNIT	
		Min	Typ ²	Max		
V_{OH}	HIGH-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = \text{MIN}, V_{IL} = \text{MAX}, I_{OH} = \text{MAX}$	2.4	3.4		V
V_{OL}	LOW-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = \text{MIN}, V_{IL} = \text{MAX}, I_{OL} = \text{MAX}$		0.2	0.4	V
V_{IK}	Input clamp voltage	$V_{CC} = \text{MIN}, I_I = I_{IK}$			-1.5	V
I_I	Input current at maximum input voltage	$V_{CC} = \text{MAX}, V_I = 5.5\text{V}$			1.0	mA
I_{IH}	HIGH-level input current	$V_{CC} = \text{MAX}, V_I = 2.4\text{V}$			40	μ A
I_{IL}	LOW-level input current	$V_{CC} = \text{MAX}, V_I = 0.4\text{V}$			-1.6	mA
I_{OS}	Short-circuit output current ³	$V_{CC} = \text{MAX}$	-18		-57	mA
I_{CC}	Supply current ⁴ (total)	$V_{CC} = \text{MAX}$		90	127	mA

NOTES:

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- All typical values are at $V_{CC} = 5\text{V}$, $T_A = 25^\circ\text{C}$.
- I_{OS} is tested with $V_{OUT} = +0.5\text{V}$ and $V_{CC} = V_{CC} \text{ MAX} + 0.5\text{V}$. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.
- Measure I_{CC} with 4.5V applied to the Serial input, a momentary ground, then 4.5V applied to Clock, all other inputs grounded and all outputs open.

Shift Register

74166

AC ELECTRICAL CHARACTERISTICS $T_A = 25^\circ\text{C}$, $V_{CC} = 5.0\text{V}$

PARAMETER	TEST CONDITIONS	74		UNIT
		$C_L = 15\text{pF}$, $R_L = 400\Omega$		
		Min	Max	
f_{MAX} Maximum clock frequency	Waveform 1	25		MHz
t_{PLH} t_{PHL} Propagation delay Clock to output	Waveform 1		26 30	ns ns
t_{PHL} Propagation delay $\overline{\text{MR}}$ to output	Waveform 2		35	ns



NOTE:

Per industry convention, f_{MAX} is the worst case value of the maximum device operating frequency with no constraints on t_r , t_f , pulse width or duty cycle.

AC SET-UP REQUIREMENTS $T_A = 25^\circ\text{C}$, $V_{CC} = 5.0\text{V}$

PARAMETER	TEST CONDITIONS	74		UNIT
		Min	Max	
t_W Clock pulse width	Waveform 1	20		ns
t_W $\overline{\text{MR}}$ pulse width	Waveform 2	20		ns
t_s Set-up time data to clock	Waveform 3	20		ns
t_h Hold time data to clock	Waveform 3	0		ns
t_s Set-up time $\overline{\text{CE}}$ to clock	Waveform 3	30		ns
t_h Hold time $\overline{\text{CE}}$ to clock	Waveform 3	0		ns
t_s Set-up time $\overline{\text{PE}}$ to clock	Waveform 3	30		ns
t_h Hold time $\overline{\text{PE}}$ to clock	Waveform 3	0		ns
t_{rec} Recovery time $\overline{\text{MR}}$ to clock	Waveform 2	30		ns


AC WAVEFORMS




Shift Register

74166

AC WAVEFORMS (Continued)



TEST CIRCUITS AND WAVEFORMS



5