

# COS/MOS INTEGRATED CIRCUIT



## PRELIMINARY DATA

### MULTIFUNCTION EXPANDABLE 8-INPUT GATE

- THREE-STATE OUTPUT
- MANY LOGIC FUNCTIONS AVAILABLE IN ONE PACKAGE
- QUIESCENT CURRENT SPECIFIED AT 20V
- STANDARDIZED SYMMETRICAL OUTPUT CHARACTERISTICS
- 5V, 10V, AND 15V PARAMETRIC RATINGS

The **HCC 4048B** (extended temperature range) and **HCF 4048B** (intermediate temperature range) are monolithic integrated circuit, available in 16-lead dual in-line plastic or ceramic package and ceramic flat package. The **HCC/HCF 4048B** is an 8-input gate having four control inputs. Three binary control inputs -  $K_a$ ,  $K_b$ , and  $K_c$  - provide the implementation of eight different logic functions. These functions are OR, NOR, AND, NAND, OR/AND, OR/NAND, AND/OR and AND/NOR. A fourth control input -  $K_d$  - provides the user with a 3-state output. When control input  $K_d$  is high the output is either a logic 1 or a logic 0 depending on the inner states. When control input  $K_d$  is low, the output is an open circuit. This feature enables the user to connect this device to a common bus line. In addition to the eight input lines, an EXPAND' input is provided that permits the user to increase the number of inputs to one **HCC/HCF 4048B**. For example, two **HCC/HCF 4048B**'s can be cascaded to provide a 16-input multifunction gate. When the EXPAND input is not used, it should be connected to  $V_{SS}$ .

### ABSOLUTE MAXIMUM RATINGS

$V_{DD}^*$	Supply voltage	-0.5 to 20	V
$V_I$	Input voltage	-0.5 to $V_{DD}$	V
$I_I$	DC input current (any one input)	$\pm 10$	mA
$P_{tot}$	Total power dissipation (per package)	200	mW
	Dissipation per output transistor for $T_{op}$ = full package-temperature range	100	mW
$T_{op}$	Operating temperature: for <b>HCC</b> types for <b>HCF</b> types	-55 to 125	°C
$T_{stg}$	Storage temperature	-40 to 85	°C
		-65 to 150	°C

\* All voltage values are referred to  $V_{SS}$  pin voltage


### ORDERING NUMBERS:

- HCC 4048 BD for dual in-line ceramic package  
HCC 4048 BF for dual in-line ceramic package, frit seal  
HCC 4048 BK for ceramic flat package  
HCF 4048 BE for dual in-line plastic package  
HCF 4048 BF for dual in-line ceramic package, frit seal


# HCC/HCF 4048 B

## MECHANICAL DATA (dimensions in mm)


Dual in-line ceramic package  
for HCC/HCF 4048 BF




Dual in-line ceramic package  
for HCC 4048 BD




Dual in-line plastic package  
for HCF 4048 BE




Ceramic flat package  
for HCC 4048 BK



## CONNECTION DIAGRAM



## FUNCTIONAL DIAGRAM




## RECOMMENDED OPERATING CONDITIONS


$V_{DD}$	Supply voltage
$V_I$	Input voltage
$T_{op}$	Operating temperature: for HCC types for HCF types

3 to 18	$V$
0 to $V_{DD}$	$V$
-55 to 125	$^{\circ}C$
-40 to 85	$^{\circ}C$

## BASIC LOGIC CONFIGURATIONS



## LOGIC DIAGRAM



ALL INPUTS ARE PROTECTED BY  
COSIMOS PROTECTION NETWORK

## FUNCTION TRUTH TABLE

OUTPUT FUNCTION	BOOLEAN EXPRESSION	K <sub>a</sub>	K <sub>b</sub>	K <sub>c</sub>	UNUSED INPUT
NOR	J = $\overline{A+B+C+D+E+F+G+H}$	0	0	0	V <sub>SS</sub>
OR	J = $A+B+C+D+E+F+G+H$	0	0	1	V <sub>SS</sub>
OR/AND	J = $(A+B+C+D) \cdot (E+F+G+H)$	0	1	0	V <sub>SS</sub>
OR/NAND	J = $(A+B+C+D) \cdot (E+F+G+H)$	0	1	1	V <sub>SS</sub>
AND	J = ABCDEFGH	1	0	0	V <sub>DD</sub>
NAND	J = $\overline{ABCDEFGH}$	1	0	1	V <sub>DD</sub>
AND/NOR	J = $\overline{ABCD} + EFGH$	1	1	0	V <sub>DD</sub>
AND/OR	J = $\overline{ABCD} + EFGH$	1	1	1	V <sub>DD</sub>

K<sub>d</sub> = 1 Normal Inverter Action

K<sub>d</sub> = 0 High Impedance Output

EXPAND Input = 0

## STATIC ELECTRICAL CHARACTERISTICS (over recommended operating conditions)

Parameter		Test conditions				Values						Unit		
		$V_I$ (V)	$V_O$ (V)	$ I_{OL} $ ( $\mu$ A)	$V_{DD}$ (V)	$T_{Low}^*$		25°C			$T_{High}^*$			
						Min.	Max.	Min.	Typ.	Max.	Min.	Max.		
$I_L$	Quiescent supply current	0/ 5			5		0.25		0.01	0.25		7.5	$\mu$ A	
		0/10			10		0.5		0.01	0.5		15		
		0/15			15		1		0.01	1		30		
		0/20			20		5		0.02	5		150		
$V_{OH}$	Output high voltage	0/ 5	< 1	5	4.95		4.95			4.95			V	
		0/10	< 1	10	9.95		9.95			9.95				
		0/15	< 1	15	14.95		14.95			14.95				
$V_{OL}$	Output low voltage	5/0	< 1	5		0.05			0.05		0.05		V	
		10/0	< 1	10		0.05			0.05		0.05			
		15/0	< 1	15		0.05			0.05		0.05			
$V_{IH}$	Input high voltage	0.5/4.5	< 1	5	3.5		3.5			3.5			V	
		1/9	< 1	10	7		7			7				
		2/13	< 1	15	11		11			11				
$V_{IL}$	Input low voltage	4.5/0.5	< 1	5		1.5			1.5		1.5		V	
		9/1	< 1	10		3			3		3			
		13/2	< 1	15		4			4		4			
$I_{OH}$	Output drive current	HCC types	0/ 5	2.5		5	-2		-1.6	-3.2		-1.15	mA	
			0/ 5	4.6		5	-0.64		-0.51	-1		-0.36		
			0/10	9.5		10	-1.6		-1.3	-2.6		-0.9		
			0/15	13.5		15	-4.2		-3.4	-6.8		-2.4		
		HCF types	0/ 5	2.5		5	-1.8		-1.6	-3.2		-1.3		
			0/ 5	4.6		5	-0.61		-0.51	-1		-0.42		
			0/10	9.5		10	-1.5		-1.3	-2.6		-1.1		
			0/15	13.5		15	-4		-3.4	-6.8		-2.8		
$I_{OL}$	Output sink current	HCC types	0/ 5	0.4		5	0.64		0.51	1		0.36	mA	
			0/10	0.5		10	1.6		1.3	2.6		0.9		
			0/15	1.5		15	4.2		3.4	6.8		2.4		
		HCF types	0/ 5	0.4		5	0.61		0.51	1		0.42		
			0/10	0.5		10	1.5		1.3	2.6		1.1		
			0/15	1.5		15	4		3.4	6.8		2.8		
$I_{IH}, I_{IL}^{**}$	Input leakage current		0/18			18		$\pm 0.1$		$\pm 10^{-5}$	$\pm 0.1$		$\pm 1$	$\mu$ A
$I_{OH}$	3-state output current		0/18	0/18		18		$\pm 0.4$		$\pm 10^{-4}$	$\pm 0.4$		$\pm 12$	$\mu$ A
$C_i^{**}$	Input capacitance									5	7.5			pF


\*  $T_{Low} = -55^\circ\text{C}$  for HCC device;  $-40^\circ\text{C}$  for HCF device.\*  $T_{High} = +125^\circ\text{C}$  for HCC device;  $+85^\circ\text{C}$  for HCF device.The Noise Margin for both "1" and "0" level is: 1V min. with  $V_{DD} = 5\text{V}$ \*\* Any input 2V min. with  $V_{DD} = 10\text{V}$ 2.5V min. with  $V_{DD} = 15\text{V}$




**DYNAMIC ELECTRICAL CHARACTERISTICS** ( $T_{amb} = 25^\circ C$ ,  $C_L = 50 \text{ pF}$ ,  $R_L = 200 \text{ k}\Omega$ , typical temperature coefficient for all  $V_{DD}$  values is  $0.3\%/\text{ }^\circ C$ , all input rise and fall times = 20 ns)

Parameter*	Test conditions	Values			Unit
		$V_{DD}$ (V)	Min.	Typ.	
$t_{PLH}$ , Propagation delay time $t_{PHL}$		5		300	ns
		10		130	
		15		100	
$t_{TLH}$ , Transition time $t_{THL}$		5		100	ns
		10		50	
		15		40	


Typical output low (sink) current characteristics




Minimum output low (sink) current characteristics



Typical output high (source) current characteristics




Minimum output high (source) current characteristics






## TEST CIRCUITS

Quiescent device current




S-1992/1

Input voltage



S-2079/1









Input current



S-1994/1

## APPLICATIONS OF EXPAND INPUT

Actual-circuit logic configurations



Expansion logic and truth table


IMPLEMENTATION OF EXPAND INPUT FOR 9 OR MORE INPUTS

OUTPUT FUNCTION	FUNCTION NEEDED AT EXPAND INPUT	OUTPUT BOOLEAN EXPRESSION
NOR	OR	$J = (A+B+C+D+E+F+G+H) + (\text{EXP})$
OR	OR	$J = (A+B+C+D+E+F+G+H) + (\text{EXP})$
AND	NAND	$J = (\overline{ABCDEF}GH) \cdot (\text{EXP})$
NAND	NAND	$J = (\overline{ABCDEFGHI}) \cdot (\text{EXP})$
OR/AND	NOR	$J = (A+B+C+D) \cdot (E+F+G+H) + (\text{EXP})$
OR/NAND	NOR	$J = (A+B+C+D) \cdot (E+F+G+H) + (\text{EXP})$
AND/NOR	AND	$J = (ABCD) + (EFGH) + (\text{EXP})$
AND/OR	AND	$J = (ABCD) + (EFGH) + (\text{EXP})$

Note: (EXP) designates the EXPAND function (i.e.,  $X_1+X_2+\dots+X_N$ )

## APPLICATIONS (continued)


### 12-input OR/AND gate



12-INPUT OR/AND GATE  
 $J = (A+B+C+D) \cdot (E+F+G+H) \cdot (X_1 \cdot X_2 \cdot X_3 \cdot X_4)$

S - 2719

### 16-input NOR gate



16-INPUT NOR GATE

$J = A_1 \cdot B_1 \cdot C_1 \cdot D_1 \cdot E_1 \cdot F_1 \cdot G_1 \cdot H_1 \cdot A_2 \cdot B_2 \cdot C_2 \cdot D_2 \cdot E_2 \cdot F_2 \cdot G_2 \cdot H_2$

S - 1631