

# FUJITSU

## NMOS 8-BIT MICROPROCESSOR

**MBL 8088**  
**MBL 8088-2**  
**MBL 8088-1**

February 1985  
 Edition 4.0

### NMOS 8-BIT MICROPROCESSOR

The Fujitsu MBL 8088 is a new generation, high performance microprocessor implemented in N-channel, depletion load, silicon gate technology (NMOS), and packaged in a 40-pin ceramic or plastic DIP. The processor has attributes of both 8- and 16-bit microprocessors. It is directly compatible with MBL 8086 software and Intel 8080/8085 hardware and peripherals.

- 8-Bit Data Bus Interface
- 16-Bit Internal Architecture
- Direct Addressing Capability to 1 Mbyte of Memory
  - Direct Software Compatibility with MBL 8086 CPU
  - 14-Word by 16-Bit Register Set with Symmetrical Operations
- 24 Operand Addressing Modes
- Byte, Word, and Block Operations
- 8-Bit and 16-Bit Signed and Unsigned Arithmetic in Binary or Decimal, Including Multiply and Divide
- Compatible with 8155-2, 8755A-2 and 8185-2 Multiplexed Peripherals
- Two Clock Rates:
  - 5MHz for MBL 8088,
  - 8MHz for MBL 8088-2,
  - 10MHz for MBL 8088-1
- 40-Pin DIP:
  - Ceramic DIP (Suffix: -C)
  - Plastic DIP (Suffix: -P)

Fig. 1 - BLOCK DIAGRAM




Fig. 2 - PIN CONFIGURATION

			MIN MODE	MAX MODE
GND	1	40	V <sub>CC</sub>	
A14	2	39	A15	
A13	3	38	A16/S3	
A12	4	37	A17/S4	
A11	5	36	A18/S5	
A10	6	35	A19/S6	
A9	7	34	SS0	(HIGH)
A8	8	33	MN/MX	
AD7	9	32	R <sub>D</sub>	
AD6	10	31	HOLD	(RQ/GT0)
AD5	11	30	HLDA	(RQ/GT1)
AD4	12	29	WR	(LOCK)
AD3	13	28	IO/M	(S2)
AD2	14	27	DT/R	(S1)
AD1	15	26	DEN	(S0)
AD0	16	25	ALE	(QS0)
NMI	17	24	INTA	(QS1)
INTR	18	23	TEST	
CLK	19	22	READY	
GND	20	21	RESET	

**TABLE 1 — PIN DESCRIPTION**

The following pin function descriptions are for MBL 8088 systems in either minimum or maximum mode. The "local bus" in these descriptions is the direct multiplexed bus interface connection to the MBL 8088 (without regard to additional bus buffers).

Symbol	Pin No.	Type	Name and Function																		
AD <sub>7</sub> —AD <sub>0</sub>	9-16	I/O	<b>Address Data Bus:</b> These lines constitute the time multiplexed memory/I/O address (T <sub>1</sub> ) and data (T <sub>2</sub> , T <sub>3</sub> , Tw, and T <sub>4</sub> ) bus. These lines are active HIGH and float to 3-state OFF during interrupt acknowledge and local bus "hold acknowledge".																		
A <sub>15</sub> —A <sub>8</sub>	2-8, 39	O	<b>Address Bus:</b> These lines provide address bits 8 through 15 for the entire bus cycle (T <sub>1</sub> —T <sub>4</sub> ). These lines do not have to be latched by ALE to remain valid. A <sub>15</sub> —A <sub>8</sub> are active HIGH and float to 3-state OFF during interrupt acknowledge and local bus "hold acknowledge".																		
A <sub>19</sub> /S <sub>6</sub> , A <sub>18</sub> /S <sub>5</sub> , A <sub>17</sub> /S <sub>4</sub> , A <sub>16</sub> /S <sub>3</sub>	35-38	O	<b>Address/Status:</b> During T <sub>1</sub> , these are the four most significant address lines for memory operations. During I/O operations, these lines are LOW. During memory and I/O operations, status information is available on these lines during T <sub>2</sub> , T <sub>3</sub> , Tw, and T <sub>4</sub> . S <sub>6</sub> is always low. The status of the interrupt enable flag bit (S <sub>5</sub> ) is updated at the beginning of each clock cycle. S <sub>4</sub> and S <sub>3</sub> are encoded as shown.  This information indicates which segment register is presently being used for data accessing.  These lines float to 3-state OFF during local bus "hold acknowledge". <table><tr><th>S<sub>4</sub></th><th>S<sub>3</sub></th><th>Characteristics</th></tr><tr><td>0 (LOW)</td><td>0</td><td>Alternate Data</td></tr><tr><td>0</td><td>1</td><td>Stack</td></tr><tr><td>1 (HIGH)</td><td>0</td><td>Code or None</td></tr><tr><td>1</td><td>1</td><td>Data</td></tr><tr><td colspan="2">S<sub>6</sub> is 0 (LOW)</td><td></td></tr></table>	S <sub>4</sub>	S <sub>3</sub>	Characteristics	0 (LOW)	0	Alternate Data	0	1	Stack	1 (HIGH)	0	Code or None	1	1	Data	S <sub>6</sub> is 0 (LOW)		
S <sub>4</sub>	S <sub>3</sub>	Characteristics																			
0 (LOW)	0	Alternate Data																			
0	1	Stack																			
1 (HIGH)	0	Code or None																			
1	1	Data																			
S <sub>6</sub> is 0 (LOW)																					
R <sub>D</sub>	32	O	<b>Read:</b> Read strobe indicates that the processor is performing a memory or I/O read cycle, depending on the state of the IO/M pin or S <sub>2</sub> . This signal is used to read devices which reside on the MBL 8088 local bus. R <sub>D</sub> is active LOW during T <sub>2</sub> , T <sub>3</sub> and Tw of any read cycle, and is guaranteed to remain HIGH in T <sub>2</sub> until the MBL 8088 local bus has floated.  This signal floats to 3-state OFF in "hold acknowledge".																		
READY	22	I	<b>READY:</b> is the acknowledgement from the addressed memory or I/O device that it will complete the data transfer. The RDY signal from memory or I/O is synchronized by the MBL 8284A clock generator to form READY. This signal is active HIGH. The MBL 8088 READY input is not synchronized. Correct operation is not guaranteed if the set up and hold times are not met.																		
INTR	18	I	<b>Interrupt Request:</b> is a level triggered input which is sampled during the last clock cycle of each instruction to determine if the processor should enter into an interrupt acknowledge operation. A subroutine is vectored to via an interrupt vector lookup table located in system memory. It can be internally masked by software resetting the interrupt enable bit. INTR is internally synchronized. This signal is active HIGH.																		
TEST	23	I	<b>TEST:</b> input is examined by the "wait for test" instruction. If the TEST input is LOW, execution continues, otherwise the processor waits in an "idle" state. This input is synchronized internally during each clock cycle on the leading edge of CLK.																		
NMI	17	I	<b>Non-Maskable Interrupt:</b> is an edge triggered input which causes a type 2 interrupt. A subroutine is vectored to via an interrupt vector lookup table located in system memory. NMI is not maskable internally by software. A transition from a LOW to HIGH initiates the interrupt at the end of the current instruction. This input is internally synchronized.																		

TABLE 1 — PIN DESCRIPTION (Continued)

Symbol	Pin No.	Type	Name and Function
RESET	21	I	<b>RESET:</b> causes the processor to immediately terminate its present activity. The signal must be active HIGH for at least four clock cycles. It restarts execution, as described in the instruction set description, when RESET returns LOW. RESET is internally synchronized.
CLK	19	I	<b>Clock:</b> provides the basic timing for the processor and bus controller. It is asymmetric with a 33% duty cycle to provide optimized internal timing.
V <sub>CC</sub>	40		<b>V<sub>CC</sub>:</b> is the +5V $\pm 10\%$ power supply pin.
GND	1, 20		<b>GND:</b> are the ground pins.
MN/MX	33	I	<b>Minimum/Maximum:</b> indicates what mode the processor is to operate in. The two modes are discussed in the following sections.

The following pin function descriptions are for the MBL 8088 minimum mode (i.e.,  $\overline{MN}/\overline{MX} = V_{CC}$ ). Only the pin functions which are unique to minimum mode are described; all other pin functions are as described above.

IO/M	28	O	<b>Status Line:</b> is an inverted maximum mode $\overline{S_2}$ . It is used to distinguish a memory access from an I/O access. IO/M becomes valid in the $T_4$ preceding a bus cycle and remains valid until the final $T_4$ of the cycle (I/O=HIGH, $\overline{M}$ =LOW). IO/M floats to 3-state OFF in local bus "hold acknowledge".
WR	29	O	<b>Write:</b> strobe indicates that the processor is performing a write memory or write I/O cycle, depending on the state of the IO/M signal. $\overline{WR}$ is active for $T_2$ , $T_3$ , and $T_w$ of any write cycle. It is active LOW, and floats to 3-state OFF in local bus "hold acknowledge".
INTA	24	O	<b>INTA:</b> is used as a read strobe for interrupt acknowledge cycles. It is active LOW during $T_2$ , $T_3$ , and $T_w$ of each interrupt acknowledge cycle.
ALE	25	O	<b>Address Latch Enable:</b> is provided by the processor to latch the address into the MBL 8282/8283 address latch. It is a HIGH pulse active during clock low of $T_1$ of any bus cycle. Note that ALE is never floated.
DT/R	27	O	<b>Data Transmit/Receive:</b> is needed in a minimum system that desires to use an MBL 8286/8287 data bus transceiver. It is used to control to direction of data flow through the transceiver. Logically, DT/R is equivalent to $S_1$ in the maximum mode, and its timing is the same as for IO/M ( $T$ =HIGH, $\overline{R}$ =LOW). This signal floats to 3-state OFF in local "hold acknowledge".
$\overline{DEN}$	26	O	<b>Data Enable:</b> is provided as an output enable for the MBL 8286/8287 in a minimum system which uses the transceiver. $\overline{DEN}$ is active LOW during each memory and I/O access, and for INTA cycles. For a read or INTA cycle, it is active from the middle of $T_2$ until the middle of $T_4$ , while for a write cycle, it is active from the beginning of $T_2$ until the middle of $T_4$ . $\overline{DEN}$ floats to 3-state OFF during local bus "hold acknowledge".
HOLD, HLDA	30, 31	I, O	<b>HOLD:</b> indicates that another master is requesting a local bus "hold". To be acknowledged, HOLD must be active HIGH. The processor receiving the "hold" request will issue HLDA (HIGH) as an acknowledgement, in the middle of a $T_4$ or $T_1$ clock cycle. Simultaneous with the issuance of HLDA the processor will float the local bus and control lines. After HOLD is detected as being LOW, the processor lowers HLDA, and when the processor needs to run another cycle, it will again drive the local bus and control lines.  Hold is not an asynchronous input. External synchronization should be provided if the system cannot otherwise guarantee the set up time.

**TABLE 1 — PIN DESCRIPTION (Continued)**

Symbol	Pin No.	Type	Name and Function	Characteristics			
				IO/M	DT/R	SS0	
SS0	34	O	Status line: is logically equivalent to $\overline{S0}$ in the maximum mode. The combination of SS0, IO/M and DT/R allows the system to completely decode the current bus cycle status.	1 (HIGH)	0	0	Interrupt acknowledge
				1	0	1	Read I/O Port
				1	1	0	Write I/O Port
				1	1	1	Halt
				0 (LOW)	0	0	Code Access
				0	0	1	Read Memory
				0	1	0	Write Memory
				0	1	1	Passive

The following pin function descriptions are for the MBL 8088, 8228 system in maximum mode (i.e., MN/MX=GND.) Only the pin functions which are unique to maximum mode are described; all other pin functions are as described above.

$\overline{S2}, \overline{S1}, \overline{S0}$	26-28	O	<p><b>Status:</b> is active during clock high of <math>T_4</math>, <math>T_1</math>, and <math>T_2</math>, and is returned to the passive state (1,1,1) during <math>T_3</math> or during <math>T_w</math> when READY is HIGH. This status is used by the MBL 8288 bus controller to generate all memory and I/O access control signals. Any change by <math>\overline{S2}</math>, <math>\overline{S1}</math>, or <math>\overline{S0}</math> during <math>T_4</math> is used to indicate the beginning of a bus cycle, and the return to the passive state in <math>T_3</math> or <math>T_w</math> is used to indicate the end of a bus cycle.</p> <p>These signals float to 3-state OFF during "hold acknowledge". During the first clock cycle after RESET becomes active, these signals are active HIGH. After this first clock they float to 3-state OFF.</p>	Characteristics			
				$\overline{S2}$	$\overline{S1}$	$\overline{S0}$	
$\overline{RQ/GT0}$ , $\overline{RQ/GT1}$	30, 31	I/O	<p><b>Request/Grant:</b> pins are used by other local bus masters to force the processor to release the local bus at the end of the processor's current bus cycle. Each pin is bidirectional with <math>\overline{RQ/GT0}</math> having higher priority than <math>\overline{RQ/GT1}</math>. <math>\overline{RQ/GT}</math> has an internal pull-up resistor, so may be left unconnected. The request/grant sequence is as follows (See Fig. 8):</p> <ol style="list-style-type: none"> <li>1. A pulse of one CLK wide from another local bus master indicates a local bus request ("hold") to the MBL 8088 (pulse 1).</li> <li>2. During a <math>T_4</math> or <math>T_1</math> clock cycle, a pulse one clock wide from the MBL 8088 to the requesting master (pulse 2), indicates that the MBL 8088 has allowed the local bus to float and that it will enter the "hold acknowledge" state at the next CLK. The CPU's bus interface unit is disconnected logically from the local bus during "hold acknowledge". The same rules as for HOLD/HOLDA apply as for when the bus is released.</li> <li>3. A pulse one CLK wide from the requesting master indicates to the MBL 8088 (pulse 3) that the "hold" request is about to end and that the MBL 8088 can reclaim the local bus at the next CLK. The CPU then enters <math>T_4</math>.</li> </ol>	0 (LOW)	0	0	Interrupt acknowledge
				0	0	1	Read I/O Port
				0	1	0	Write I/O Port
				0	1	1	Halt
				1 (HIGH)	0	0	Code Access
				1	0	1	Read Memory
				1	1	0	Write Memory
				1	1	1	Passive

**TABLE 1 – PIN DESCRIPTION (Continued)**

Symbol	Pin No.	Type	Name and Function															
$\overline{RQ/GT0}$ , $\overline{RQ/GT1}$	30, 31	I/O	<p>Each master-master exchange of the local bus is a sequence of three pulses. There must be one idle CLK cycle after each bus exchange. Pulses are active LOW.</p> <p>If the request is made while the CPU is performing a memory cycle, it will release the local bus during <math>T_4</math> of the cycle when all the following conditions are met:</p> <ol style="list-style-type: none"><li>1. Request occurs on or before <math>T_2</math>.</li><li>2. Current cycle is not the low byte of a word.</li><li>3. Current cycle is not the first acknowledge of an interrupt acknowledge sequence.</li><li>4. A locked instruction is not currently executing.</li></ol> <p>If the local bus is idle when the request is made the two possible events will follow:</p> <ol style="list-style-type: none"><li>1. Local bus will be released during the next clock.</li><li>2. A memory cycle will start within 3 clocks. Now the four rules for a currently active memory cycle apply with condition number 1 already satisfied.</li></ol>															
$\overline{LOCK}$	29	O	<p><b><math>\overline{LOCK}</math>:</b> indicates that other system bus masters are not to gain control of the system bus while <math>\overline{LOCK}</math> is active (LOW). The <math>\overline{LOCK}</math> signal is activated by the "<math>\overline{LOCK}</math>" prefix instruction and remains active until the completion of the next instruction. This signal is active LOW, and floats to 3-state off in "hold acknowledge".</p>															
QS1, QS0	24, 25	O	<p><b>Queue Status:</b> provide status to allow external tracking of the internal MBL 8088 instruction queue.</p> <p>The queue status is valid during the CLK cycle after which the queue operation is performed.</p> <table><tr><th>QS1</th><th>QS0</th><th>Characteristics</th></tr><tr><td>0 (LOW)</td><td>0</td><td>No operation</td></tr><tr><td>0</td><td>1</td><td>First byte of opcode from queue</td></tr><tr><td>1 (HIGH)</td><td>0</td><td>Empty the queue</td></tr><tr><td>1</td><td>1</td><td>Subsequent byte from queue</td></tr></table>	QS1	QS0	Characteristics	0 (LOW)	0	No operation	0	1	First byte of opcode from queue	1 (HIGH)	0	Empty the queue	1	1	Subsequent byte from queue
QS1	QS0	Characteristics																
0 (LOW)	0	No operation																
0	1	First byte of opcode from queue																
1 (HIGH)	0	Empty the queue																
1	1	Subsequent byte from queue																
—	34	O	Pin 34 is always high in the maximum mode.															



## FUNCTIONAL DESCRIPTION

### MEMORY ORGANIZATION

The processor provides a 20-bit address to memory which locates the byte being referenced. The memory is organized as a linear array of up to 1 million bytes, addressed as 00000(H) to FFFFF(H). The memory is logically divided into code, data, extra data, and stack segments of up to 64K bytes each, with each segment falling on 16-byte boundaries. (See Fig. 3.)


All memory references are made relative to base addresses contained in high speed segment registers. The segment types were chosen based on the addressing needs of programs. The segment register to be selected is automatically chosen according to the rules of the following table. All information in one segment type share the same logical attributes (e.g. code or data). By structuring memory into relocatable areas of similar characteristics and by automatically selecting segment registers, programs are shorter, faster, and more structured.

Word (16-bit) operands can be located on even or odd address boundaries. For address and data operands, the least significant byte of the word is stored in the lower valued address location and the most significant byte in the next higher address location. The BIU will automatically execute two fetch or write cycles for 16-bit operands.

Certain locations in memory are reserved for specific CPU operations. (See Fig. 4.) Locations from addresses FFFF0H through FFFFFH are reserved for operations including a jump to the initial system initialization routine. Following RESET, the CPU will always begin execution at location FFFF0H where the jump must be located. Locations 00000H through 003FFH are reserved for interrupt operations. Four-byte pointers consisting of a 16-bit segment address and a 16-bit offset address direct program flow to one of the 256 possible interrupt service routines. The pointer elements are assumed to have been stored at their respective places in reserved memory prior to the occurrence of interrupts.

### MINIMUM AND MAXIMUM MODES

The requirements for supporting minimum and maximum MBL 8088 systems are sufficiently different that they cannot be done efficiently with 40 uniquely defined pins. Consequently, the MBL 8088 is equipped with a strap pin (MN/MX) which defines the system configuration. The definition of a certain subset of the pins changes, dependent on the condition of the strap pin. When the MN/MX pin is strapped to GND, the MBL 8088 defines pins 24 through 31 and 34 in maximum mode. When the



1

**Fig. 4 – RESERVED MEMORY LOCATIONS**

RESET BOOTSTRAP PROGRAM JUMP	FFFFFH
	FFFF0H
...	
INTERRUPT POINTER FOR TYPE 255	3FFH
	3F0H
...	
INTERRUPT POINTER FOR TYPE 1	7H
	4H
INTERRUPT POINTER FOR TYPE 0	3H
	0H

MN/MX pin is strapped to  $V_{CC}$ , the MBL 8088 generates bus control signals itself on pins 24 through 31 and 34.

Memory Reference Need	Segment Register Used	Segment Selection Rule
Instructions	CODE (CS)	Automatic with all instruction prefetch.
Stack	STACK (SS)	All stack pushes and pops. Memory references relative to BP base register except data references.
Local Data	DATA (DS)	Data references when: relative to stack, destination of string operation, or explicitly overridden.
External (Global) Data	EXTRA (ES)	Destination of string operations: Explicitly selected using a segment override.

The minimum mode MBL 8088 can be used with either a multiplexed or demultiplexed bus. The multiplexed bus configuration is compatible with the MCS-85\* multiplexed bus peripherals (Intel 8155, 8156, 8355, 8755A, and 8185). This configuration (See Fig. 5.) provides the user with a minimum chip count system. This architecture provides the MBL 8088 processing power in a highly integrated form.

The demultiplexed mode requires one latch (for 64K addressability) or two latches (for a full megabyte of addressing). A third latch can be used for buffering if the address bus loading requires it. An MBL 8286 or MBL 8287 transceiver can also be used if data bus buffering is required. (See Fig. 6.) The MBL 8088 provides  $\overline{DEN}$  and  $DT/\overline{R}$  to control the transceiver, and  $ALE$  to

latch the addresses. This configuration of the minimum mode provides the standard demultiplexed bus structure with heavy bus buffering and relaxed bus timing requirements.


The maximum mode employs the MBL 8288 bus controller. (See Fig. 7.) The MBL 8288 decodes status lines  $\overline{S_0}$ ,  $\overline{S_1}$ , and  $\overline{S_2}$ , and provides the system with all bus control signals. Moving the bus control to the MBL 8288 provides better source and sink current capability to the control lines, and frees the MBL 8088 pins for extended large system features. Hardware lock, queue status, and two request/grant interfaces are provided by the MBL 8088 in maximum mode. These features allow co-processors in local bus and remote bus configurations.

\*Trade Mark of Intel Corporation, USA






**Fig. 6 – DEMULTIPLEXED BUS CONFIGURATION EXAMPLES (MINIMUM MODE)**



**Fig. 7 – FULLY BUFFERED SYSTEM EXAMPLE (MAXIMUM MODE)**






MBL 8088  
MBL 8088-2  
MBL 8088-1

## BUS OPERATION

The MBL 8088 address/data bus is broken into three parts — the lower eight address/data bits ( $AD_0-AD_7$ ), the middle eight address bits ( $A_8-A_{15}$ ), and the upper four address bits ( $A_{16}-A_{19}$ ). The address/data bits and the highest four address bits are time multiplexed. This technique provides the most efficient use of pins on the

processor, permitting the use of a standard 40 lead package. The middle eight address bits are not multiplexed, i.e. they remain valid throughout each bus cycle. In addition, the bus can be demultiplexed at the processor with a single address latch if a standard, non-multiplexed bus is desired for the system.

Fig. 8 — BASIC SYSTEM TIMING



Each processor bus cycle consists of at least four CLK cycles. These are referred to as  $T_1$ ,  $T_2$ ,  $T_3$ , and  $T_4$ . (See Fig. 8). The address is emitted from the processor during  $T_1$  and data transfer occurs on the bus during  $T_3$  and  $T_4$ .  $T_2$  is used primarily for changing the direction of the bus during read operations. In the event that a "NOT READY" indication is given by the addressed device, "wait" states ( $T_w$ ) are inserted between  $T_3$  and  $T_4$ . Each inserted "wait" state is of the same duration as a CLK cycle. Periods can occur between MBL 8088 driven bus cycles. These are referred to as "idle" states ( $T_i$ ), or inactive CLK cycles. The processor uses these cycles for internal housekeeping.

During  $T_1$  of any bus cycle, the ALE (address latch enable) signal is emitted (by either the processor or the MBL 8288 bus controller, depending on the MN/MX strap). At the trailing edge of this pulse, a valid address and certain status information for the cycle may be latched.

Status bits  $\overline{S_0}$ ,  $\overline{S_1}$ , and  $\overline{S_2}$  are used by the bus controller, in maximum mode, to identify the type of bus transaction according to the following table:

$\overline{S_2}$	$\overline{S_1}$	$\overline{S_0}$	CHARACTERISTICS
0 (Low)	0	0	Interrupt Acknowledge
0	0	1	Read I/O
0	1	0	Write I/O
0	1	1	Halt
1 (High)	0	0	Instruction Fetch
1	0	1	Read Data from Memory
1	1	0	Write Data to Memory
1	1	1	Passive (no bus cycle)

Status bits  $S_3$  through  $S_6$  are multiplexed with high order address bits and are therefore valid during  $T_2$  through  $T_4$ .  $S_3$  and  $S_4$  indicate which segment register was used for this bus cycle in forming the address according to the following table:

$S_4$	$S_3$	CHARACTERISTICS
0 (Low)	0	Alternate Data (Extra Segment)
0	1	Stack
1 (High)	0	Code or None
1	1	Data

$S_5$  is a reflection of the PSW interrupt enable bit.  $S_6$  is always equal to 0.

## I/O ADDRESSING

In the MBL 8088, I/O operations can address up to a maximum of 64K I/O registers. The I/O address appears in the same format as the memory address on bus lines  $A_{15} - A_0$ . The address lines  $A_{19} - A_{16}$  are zero in I/O operations. The variable I/O instructions, which use register DX as a pointer, have full address capability, while the direct I/O instructions directly address one or two of the 256 I/O byte locations in page 0 of the I/O address space. I/O ports are addressed in the same manner as memory locations.

Designers familiar with the Intel 8085 or upgrading an 8085 design should note that the 8085 addresses I/O with an 8-bit address on both halves of the 16-bit address bus. The MBL 8088 uses a full 16-bit address on its lower 16 address lines.

## EXTERNAL INTERFACE

### PROCESSOR RESET AND INITIALIZATION

Processor initialization or start up is accomplished with activation (HIGH) of the RESET pin. The MBL 8088 RESET is required to be HIGH for greater than four clock cycles. The MBL 8088 will terminate operations on the high-going edge of RESET and will remain dormant as long as RESET is HIGH. The low-going transition of RESET triggers an internal reset sequence for approximately 7 clock cycles. After this interval the MBL 8088 operates normally, beginning with the instruction in absolute location FFFFH. (See Fig. 4.) The RESET input is internally synchronized to the processor clock. At initialization, the HIGH to LOW transition of RESET must occur no sooner than 50  $\mu$ s after power up, to allow complete initialization of the MBL 8088.

If INTR is asserted sooner than nine clock cycles after the end of RESET, the processor may execute one instruction before responding to the interrupt.

All 3-state outputs float to 3-state OFF during RESET. Status is active in the idle state for the first clock after RESET becomes active and then floats to 3-state OFF.

### INTERRUPT OPERATIONS

Interrupt operations fall into two classes: software or hardware initiated. The software initiated interrupts and software aspects of hardware interrupts are specified in the instruction set description in the MBL 8086 Family



User's Manual. Hardware interrupts can be classified as non-maskable or maskable.

Interrupts result in a transfer of control to a new program location. A 256 element table containing address pointers to the interrupt service program locations resides in absolute locations 0 through 3FFH (see Fig. 4), which are reserved for this purpose. Each element in the table is 4 bytes in size and corresponds to an interrupt "type". An interrupting device supplies an 8-bit type number, during the interrupt acknowledge sequence, which is used to vector through the appropriate element to the new interrupt service program location.

### **NON-MASKABLE INTERRUPT (NMI)**

The processor provides a single non-maskable interrupt (NMI) pin which has higher priority than the maskable interrupt request (INTR) pin. A typical use would be to activate a power failure routine. The NMI is edge-triggered on a LOW to HIGH transition. The activation of this pin causes a type 2 interrupt.

NMI is required to have a duration in the HIGH state of greater than two clock cycles, but is not required to be synchronized to the clock. Any higher going transition of NMI is latched on-chip and will be serviced at the end of the current instruction or between whole moves (2 bytes in the case of word moves) of a block type instruction. Worst case response to NMI would be for multiply, divide, and variable shift instructions. There is no specification on the occurrence of the low-going edge; it may occur before, during, or after the servicing of NMI. Another high-going edge triggers another response if it occurs after the start of the NMI procedure. The signal must be free of logical spikes in general and be free of bounces on the low-going edge to avoid triggering extraneous responses.

### **MASKABLE INTERRUPT (INTR)**

The MBL 8088 provides a single interrupt request input (INTR) which can be masked internally by software with the resetting of the interrupt enable (IF) flag bit. The interrupt request signal is level triggered. It is internally synchronized during each clock cycle on the high-going edge of CLK. To be responded to, INTR must be present (HIGH) during the clock period preceding the end of the current instruction or the end of a whole move for a block type instruction. During interrupt response sequence, further interrupts are disabled. The enable bit is reset as part of the response to any interrupt (INTR, NMI, software interrupt, or single step), although the FLAGS register which is automatically pushed onto the stack reflects the state of the processor prior to the interrupt.

Until the old FLAGS register is restored, the enable bit will be zero unless specifically set by an instruction.

During the response sequence (See Fig. 9), the processor executes two successive (back to back) interrupt acknowledge cycles. The MBL 8088 emits the LOCK signal (maximum mode only) from  $T_2$  of the first bus cycle until  $T_2$  of the second. A local bus "hold" request will not be honored until the end of the second bus cycle. In the second bus cycle, a byte is fetched from the external interrupt system (e.g., MBL 8259A PIC) which identifies the source (type) of the interrupt. This byte is multiplied by four and used as a pointer into the interrupt vector lookup table. An INTR signal left HIGH will be continually responded to within the limitations of the enable bit and sample period. The interrupt return instruction includes a flags pop which returns the status of the original interrupt enable bit when it restores the flags.

### **HALT**


When a software HALT instruction is executed, the processor indicates that it is entering the HALT state in one of two ways, depending upon which mode is strapped. In minimum mode, the processor issues ALE, delayed by one clock cycle, to allow the system to latch the halt status. Halt status is available on  $\overline{IO}/\overline{M}$ ,  $\overline{DT}/\overline{R}$ , and  $\overline{SSO}$ . In maximum mode, the processor issues appropriate HALT status on  $S_2$ ,  $S_1$ , and  $S_0$ , and the MBL 8288 bus controller issues one ALE. The MBL 8088 will not leave the HALT state when a local bus hold is entered while in HALT. In this case, the processor reissues the HALT indicator at the end of the local bus hold. An interrupt request or RESET will force the MBL 8088 out of the HALT state.

### **READ/MODIFY/WRITE (SEMAPHORE) OPERATIONS VIA LOCK**

The  $\overline{LOCK}$  status information is provided by the processor when consecutive bus cycles are required during the execution of an instruction. This allows the processor to perform read/modify/write operations on memory (via the "exchange register with memory" instruction), without another system bus master receiving intervening memory cycles. This is useful in multiprocessor system configurations to accomplish "test and set lock" operations. The  $\overline{LOCK}$  signal is activated (LOW) in the clock cycle following decoding of the LOCK prefix instruction. It is deactivated at the end of the last bus cycle of the instruction following the LOCK prefix. While  $\overline{LOCK}$  is active, a request on a  $\overline{RQ}/\overline{GT}$  pin will be recorded, and then honored at the end of the  $\overline{LOCK}$ .

1

Fig. 9 — INTERRUPT ACKNOWLEDGE SEQUENCE



### EXTERNAL SYNCHRONIZATION VIA TEST

As an alternative to interrupts, the MBL 8088 provides a single software-testable input pin (TEST). This input is utilized by executing a WAIT instruction. The single WAIT instruction is repeatedly executed until the TEST input goes active (LOW). The execution of WAIT does not consume bus cycles once the queue is full.

If a local bus request occurs during WAIT execution, the MBL 8088 3-states all output drivers. If interrupts are enabled, the MBL 8088 will recognize interrupts and process them. The WAIT instruction is then refetched, and reexecuted.

### BASIC SYSTEM TIMING

In minimum mode, the NM/MX pin is strapped to V<sub>CC</sub> and the processor emits bus control signals compatible with the 8085 bus structure. In maximum mode, the MN/MX pin is strapped to GND and the processor emits coded status information which the MBL 8288 bus controller uses to generate MULTIBUS\* compatible bus control signals.

### SYSTEM TIMING — MINIMUM SYSTEM

(See Fig. 8)

The read cycle begins in T<sub>1</sub> with the assertion of the address latch enable (ALE) signal. The trailing (low going) edge of this signal is used to latch the address information,

which is valid on the address/data bus (AD<sub>0</sub>-AD<sub>7</sub>) at this time, into the MBL 8282/8283 latch. Address lines A<sub>8</sub> through A<sub>15</sub> do not need to be latched because they remain valid throughout the bus cycle. From T<sub>1</sub> to T<sub>4</sub> the IO/M signal indicates a memory or I/O operation. At T<sub>2</sub> the address is removed from the address/data bus and the bus goes to a high impedance state. The read control signal is also asserted at T<sub>2</sub>. The read (RD) signal causes the addressed device to enable its data bus drivers to the local bus. Some time later, valid data will be available on the bus and the addressed device will drive the READY line HIGH. When the processor returns the read signal to a HIGH level, the addressed device will again 3-state its bus drivers. If a transceiver (MBL 8286/8287) is required to buffer the MBL 8088 local bus, signals DT/R and DEN are provided by the MBL 8088.

A write cycle also begins with the assertion of ALE and the emission of the address. The IO/M signal is again asserted to indicate a memory or I/O write operation. In T<sub>2</sub>, immediately following the address emission, the processor emits the data to be written into the addressed location. This data remains valid until at least the middle of T<sub>4</sub>. During T<sub>2</sub>, T<sub>3</sub>, and T<sub>W</sub>, the processor asserts the write control signal. The write (WR) signal becomes active at the beginning of T<sub>2</sub>, as opposed to the read, which is delayed somewhat into T<sub>2</sub> to provide time for the bus to float.

\*Trade Mark of Intel Corporation, USA



The basic difference between the interrupt acknowledge cycle and a read cycle is that the interrupt acknowledge ( $\overline{INTA}$ ) signal is asserted in place of the read ( $\overline{RD}$ ) signal and the address bus is floated. (See Fig. 9.) In the second of two successive  $\overline{INTA}$  cycles, a byte of information is read from the data bus, as supplied by the interrupt system logic (i.e. MBL 8259A priority interrupt controller). This byte identifies the source (type) of the interrupt. It is multiplied by four and used as a pointer into the interrupt vector lookup table, as described earlier.

#### **BUS TIMING — MEDIUM COMPLEXITY SYSTEMS**

(See Fig. 10)

For medium complexity systems, the  $\overline{MN}/\overline{MX}$  pin is connected to GND and the MBL 8288 bus controller is added to the system, as well as an MBL 8282/8283 latch for latching the system address, and an MBL 8286/8287 transceiver to allow for bus loading greater than the MBL 8088 is capable of handling. Signals  $\overline{ALE}$ ,  $\overline{DEN}$ , and  $\overline{DT}/\overline{R}$  are generated by the MBL 8288 instead of the processor in this configuration, although their timing remains relatively the same. The MBL 8088 status outputs ( $\overline{S_2}$ ,  $\overline{S_1}$ , and  $\overline{S_0}$ ) provide type of cycle information and become MBL 8288 inputs. This bus cycle information specifies read (code, data, or I/O), write (data or I/O), interrupt acknowledge, or software halt. The MBL 8288 thus issues control signals specifying memory read or write, I/O read or write, or interrupt acknowledge. The MBL 8288 provides two types of write strobes, normal and advanced, to be applied as required. The normal write strobes have data valid at the leading edge of write. The advanced write strobes have the same timing as read strobes, and hence, data is not valid at the leading edge of write. The MBL 8286/8287 transceiver receives the usual  $\overline{T}$  and  $\overline{OE}$  inputs from the MBL 8288's  $\overline{DT}/\overline{R}$  and  $\overline{DEN}$  outputs.

The pointer into the interrupt vector table, which is passed during the second  $\overline{INTA}$  cycle, can derive from an MBL 8259A located on either the local bus or the system bus. If the master MBL 8259A priority interrupt controller is positioned on the local bus, a TTL gate is required to disable the MBL 8286/8287 transceiver when reading from the master MBL 8259A during the interrupt acknowledge sequence and knowledge sequence and software "poll".

#### **THE MBL 8088 COMPARED TO THE MBL 8086**

The MBL 8088 CPU is an 8-bit processor designed around the MBL 8086 internal structure. Most internal functions of the MBL 8088 are identical to the equivalent MBL 8086 functions. The MBL 8088 handles the external

bus the same way the MBL 8086 does with the distinction of handling only 8 bits at a time. Sixteen-bit operands are fetched or written in two consecutive bus cycles. Both processors will appear identical to the software engineer, with the exception of execution time. The internal register structure is identical and all instructions have the same end result. The differences between the MBL 8088 and MBL 8086 are outlined below. The engineer who is unfamiliar with the MBL 8086 is referred to the MBL 8086 Family User's Manual, Chapters 2 and 4, for function description and instruction set information.

Internally, there are three differences between the MBL 8088 and the MBL 8086. All changes are related to the 8-bit bus interface.

- The queue length is 4 bytes in the MBL 8088, whereas MBL 8086 queue contains 6 bytes, or three words. The queue was shortened to prevent overuse of the bus by the BIU when prefetching instructions. This was required because of the additional time necessary to fetch instructions 8 bits at a time.
- To further optimize the queue, the prefetching algorithm was changed. The MBL 8088 BIU will fetch a new instruction to load into the queue each time there is a 1 byte hole (space available) in the queue. The MBL 8086 waits until a 2-byte space is available.
- The internal execution time of the instruction set is affected by the 8-bit interface. All 16-bit fetches and writes from/to memory take an additional four clock cycles. The CPU is also limited by the speed of instruction fetches. This latter problem only occurs when a series of simple operations occur. When the more sophisticated instructions of the MBL 8088 are being used, the queue has time to fill and the execution proceeds as fast as the execution unit will allow.

The MBL 8088 and MBL 8086 are completely software compatible by virtue of their identical execution units. Software that is system dependent may not be completely transferable, but software that is not system dependent will operate equally as well on an MBL 8088 or an MBL 8086.

The hardware interface of the MBL 8088 contains the major differences between the two CPUs. The pin assignments are nearly identical, however, with the following functional changes:


- $A_8-A_{15}$  — These pins are only address outputs on the MBL 8088. These address lines are latched internally and remain valid throughout a bus cycle in a manner similar to the 8085 upper address lines.
- $\overline{BHE}$  has no meaning on the MBL 8088 and has been eliminated.

- $\overline{SSO}$  provides the  $\overline{SO}$  status information in the minimum mode. This output occurs on pin 34 in minimum mode only.  $DT/\overline{R}$ ,  $IO/\overline{M}$ , and  $\overline{SSO}$  provide the complete bus status in minimum mode.
- $IO/\overline{M}$  has been inverted to be compatible with the

MCS-85\* bus structure.

- ALE is delayed by one clock cycle in the minimum mode when entering HALT, to allow the status to be latched with ALE.

Fig. 10 – MEDIUM COMPLEXITY SYSTEM TIMING



\*Trade Mark of Intel Corporation, USA



**MBL 8088**  
**MBL 8088-2**  
**MBL 8088-1**

# ABSOLUTE MAXIMUM RATINGS\*

Ambient Temperature Under Bias ..... 0°C to 70°C  
Storage Temperature ..... -65°C to +150°C  
Voltage on Any Pin with  
  Respect to Ground ..... -0.5 to +7V  
Power Dissipation ..... 2.5 Watt

**\*NOTE:** Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**D.C. CHARACTERISTICS** (MBL 8088:  $V_{CC} = 5V \pm 10\%$ ,  $T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ )  
(MBL 8088-2:  $V_{CC} = 5V \pm 5\%$ ,  $T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ )  
(MBL 8088-1:  $V_{CC} = 5V \pm 5\%$ ,  $T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ )

Symbol	Parameter	Min.	Max.	Units	Test Conditions
$V_{IL}$	Input Low Voltage	-0.5	+0.8	V	
$V_{IH}$	Input High Voltage	2.0	$V_{CC} + 0.5$	V	
$V_{OL}$	Output Low Voltage		0.45	V	$I_{OL} = 2.0\text{ mA}$
$V_{OH}$	Output High Voltage	2.4		V	$I_{OH} = -400\text{ }\mu\text{A}$
$I_{CC}$	Power Supply Current: MBL 8088 MBL 8088-2 MBL 8088-1		340 350 360	mA	$T_A = 25^\circ\text{C}$
$I_{LI}$	Input Leakage Current		$\pm 10$	$\mu\text{A}$	$0V \leq V_{IN} \leq V_{CC}$
$I_{LO}$	Output Leakage Current		$\pm 10$	$\mu\text{A}$	$0.45V \leq V_{OUT} \leq V_{CC}$
$V_{CL}$	Clock Input Low Voltage	-0.5	+0.6	V	
$V_{CH}$	Clock Input High Voltage	3.9	$V_{CC} + 1.0$	V	
$C_{IN}$	Capacitance of Input Buffer (All input except $AD_0-AD_7$ $\overline{RQ}/\overline{GT}$ )		15	pF	$f_c = 1\text{ MHz}$
$C_{IO}$	Capacitance of I/O Buffer ( $AD_0-AD_7$ $\overline{RQ}/\overline{GT}$ )		15	pF	$f_c = 1\text{ MHz}$

1



**A.C. CHARACTERISTICS** (MBL 8088:  $V_{CC} = 5\text{ V} \pm 10\%$ ,  $T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ )  
(MBL 8088-2:  $V_{CC} = 5\text{ V} \pm 5\%$ ,  $T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ )  
(MBL 8088-1:  $V_{CC} = 5\text{ V} \pm 5\%$ ,  $T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ )

**MINIMUM COMPLEXITY SYSTEM TIMING REQUIREMENTS**


Symbol	Parameter	MBL 8088		MBL 8088-2		MBL 8088-1 (Preliminary)		Units	Test Conditions
		Min.	Max.	Min.	Max.	Min.	Max.		
TCLCL	CLK Cycle Period	200	500	125	500	100	500	ns	
TCLCH	CLK Low Time	118		68		53		ns	
TCHCL	CLK High Time	69		44		39		ns	
TCH1CH2	CLK Rise Time		10		10		10	ns	From 1.0 V to 3.5 V
TCL2CL2	CLK Fall Time		10		10		10	ns	From 3.5 V to 1.0 V
TDVCL	Data in Setup Time	30		20		5		ns	
TCLDX	Data in Hold Time	10		10		10		ns	
TR1VCL	RDY Setup Time into MBL 8284A (See Notes 1, 2)	35		35		35		ns	
TCLR1X	RDY Hold Time into MBL 8284A (See Notes 1, 2)	0		0		0		ns	
TRYHCH	READY Setup Time into MBL 8088	118		68		53		ns	
TCHRYX	READY Hold Time into MBL 8088	30		20		20		ns	
TRYLCL	READY Inactive to CLK (See Note 3)	-8		-8		-10		ns	
THVCH	HOLD Setup Time	35		20		20		ns	
TINVCH	INTR, NMI, TEST Setup Time (See Note 2)	30		15		15		ns	
TILIH	Input Rise Time (Except CLK)		20		20		20	ns	From 0.8 V to 2.0 V
TIHIL	Input Fall Time (Except CLK)		12		12		12	ns	From 2.0 V to 0.8 V

## A.C. CHARACTERISTICS (Continued)

### TIMING RESPONSES


Symbol	Parameter	MBL 8088		MBL 8088-2		MBL 8088-1 (Preliminary)		Units	Test Conditions
		Min.	Max.	Min.	Max.	Min.	Max.		
TCLAV	Address Valid Delay	10	110	10	60	10	50	ns	C <sub>L</sub> = 20–100pF for all MBL 8088 Outputs in addition to internal loads
TCLAX	Address Hold Time	10		10		10		ns	
TCLAZ	Address Float Delay	TCLAX	80	TCLAX	50	10		ns	
TLHLL	ALE Width	TCLCH–20		TCLCH–10		TCLCH–10		ns	
TCLLH	ALE Active Delay		80		50		40	ns	
TCHLL	ALE Inactive Delay		85		55		45	ns	
TLLAX	Address Hold Time to ALE Inactive	TCHCL–10		TCHCL–10		TCHCL–10		ns	
TCLDV	Data Valid Delay	10	110	10	60	10	50	ns	
TCHDX	Data Hold Time	10		10		10		ns	
TWHDX	Data Hold Time After WR	TCLCH–30		TCLCH–30		TCLCH–25		ns	
TCVCTV	Control Active Delay 1	10	110	10	70	10	50	ns	
TCHCTV	Control Active Delay 2	10	110	10	60	10	45	ns	
TCVCTX	Control Inactive Delay	10	110	10	70	10	50	ns	
TAZRL	Address Float to READ Active	0		0		0		ns	
TCLRL	RD Active Delay	10	165	10	100	10	70	ns	
TCLRH	RD Inactive Delay	10	150	10	80	10	60	ns	
TRHAV	RD Inactive to Next Address Active	TCLCL–45		TCLCL–40		TCLCL–35		ns	From 0.8 V to 2.0 V
TCLHAV	HLDA Valid Delay	10	160	10	100	10	60	ns	
TRLRH	RD Width	2TCLCL–75		2TCLCL–50		2TCLCL–40		ns	
TWLWH	WR Width	2TCLCL–60		2TCLCL–40		2TCLCH–35		ns	
TAVAL	Address Valid to ALE Low	TCLCH–60		TCLCH–40		TCLCH–35		ns	
TOLOH	Output Rise Time		20		20		20	ns	From 2.0 V to 0.8 V
TOHOL	Output Fall Time		12		12		12	ns	

#### A.C. TESTING INPUT, OUTPUT WAVEFORM




A.C. TESTING: INPUTS ARE DRIVEN AT 2.4V FOR A LOGIC "1" AND 0.45V FOR A LOGIC "0". THE CLOCK IS DRIVEN AT 4.3V AND 0.25V TIMING MEASUREMENTS ARE MADE AT 1.5V FOR BOTH A LOGIC "1" AND "0".

#### A.C. TESTING LOAD CIRCUIT



C<sub>L</sub>: INCLUDES JIG CAPACITANCE

# WAVEFORMS





**A.C. CHARACTERISTICS (Continued)**

**MAX MODE SYSTEM (USING MBL 8288 BUS CONTROLLER)**  
**TIMING REQUIREMENTS**

Symbol	Parameter	MBL 8088		MBL 8088-2		MBL 8088-1 (Preliminary)		Units	Test Conditions
		Min.	Max.	Min.	Max.	Min.	Max.		
TCLCL	CLK Cycle Period	200	500	125	500	100	500	ns	
TCLCH	CLK Low Time	118		68		53		ns	
TCHCL	CLK High Time	69		44		39		ns	
TCH1CH2	CLK Rise Time		10		10		10	ns	From 1.0 V to 3.5 V
TCL2CL1	CLK Fall Time		10		10		10	ns	From 3.5 V to 1.0 V
TDVCL	Data in Setup Time	30		20		5		ns	
TCLDX	Data in Hold Time	10		10		10		ns	
TR1VCL	RDY Setup Time into MBL 8284A (See Notes 1, 2)	35		35		35		ns	
TCLR1X	RDY Hold Time into MBL 8284A (See Notes 1, 2)	0		0		0		ns	
TRYHCH	READY Setup Time into MBL 8088	118		68		53		ns	
TCHRYX	READY Hold Time into MBL 8088	30		20		20		ns	
TRYLCL	READY Inactive to CLK (See Note 2)	-8		-8		-10		ns	
TINVCH	Setup Time for Recognition (INTR, NMI, TEST) (See Note 2)	30		15		15		ns	
TGVCH	RQ/GT Setup Time	30		15		12		ns	
TCHGX	RQ Hold Time into MBL 8086	40		30		20		ns	
TILIH	Input Rise Time (Except CLK)		20		20		20	ns	From 0.8 V to 2.0 V
TIHIL	Input Fall Time (Except CLK)		12		12		12	ns	From 2.0 V to 0.8 V



**MBL 8088**  
**MBL 8088-2**  
**MBL 8088-1**

## A.C. CHARACTERISTICS (Continued)


### TIMING RESPONSES

Symbol	Parameter	MBL 8088		MBL 8088-2		MBL 8088-1 (Preliminary)		Units	Test Conditions
		Min.	Max.	Min.	Max.	Min.	Max.		
TCLML	Command Active Delay (See Note 1)	10	35	10	35	10	35	ns	C <sub>L</sub> = 20–100pF for all MBL 8088 Outputs in addition to internal loads
TCLMH	Command Inactive Delay (See Note 1)	10	35	10	35	10	35	ns	
TRYHSH	READY Active to Status Passive (See Note 3)		110		65		45	ns	
TCHSV	Status Active Delay	10	110	10	60	10	45	ns	
TCLSH	Status Inactive Delay	10	130	10	70	10	55	ns	
TCLAV	Address Valid Delay	10	110	10	60	10	50	ns	
TCLAX	Address Hold Time	10		10		10		ns	
TCLAZ	Address Float Delay	TCLAX	80	TCLAX	50	10	40	ns	
TSVLH	Status Valid to ALE High (See Note 1)		15		15		15	ns	
TSVMCH	Status Valid to MCE High (See Note 1)		15		15		15	ns	
TCLLH	CLK Low to ALE Valid (See Note 1)		15		15		15	ns	
TCLMCH	CLK Low to MCE High (See Note 1)		15		15		15	ns	
TCHLL	ALE Inactive Delay (See Note 1)		15		15		15	ns	
TCLMCL	MCE Inactive Delay (See Note 1)		15		15		15	ns	
TCLDV	Data Valid Delay	10	110	10	60	10	50	ns	
TCHDX	Data Hold Time	10		10		10		ns	
TCVNV	Control Active Delay (See Note 1)	5	45	5	45	5	45	ns	
TCVNX	Control Inactive Delay (See Note 1)	10	45	10	45	10	45	ns	
TAZRL	Address Float to Read Active	0		0		0		ns	
TCLRL	RD Active Delay	10	165	10	100	10	70	ns	
TCLRH	RD Inactive Delay	10	150	10	80	10	60	ns	
TRHAV	RD Inactive to Next Address Active	TCLCL–45		TCLCL–40		TCLCL–35		ns	
TCHDTL	Direction Control Active Delay (See Note 1)		50		50		50	ns	
TCHDTH	Direction Control Inactive Delay (See Note 1)		30		30		30	ns	
TCLGL	GT Active Delay		85		50	0	45	ns	
TCLGH	GT Inactive Delay		85		50	0	45	ns	
TRLRH	RD Width	2TCLCL–75		2TCLCL–50		2TCLCL–40		ns	
TOLOH	Output Rise Time		20		20		20	ns	From 0.8 V to 2.0 V
TOHOL	Output Fall Time		12		12		12	ns	From 2.0 V to 0.8 V

#### NOTES:

- Signal at MBL 8284A or MBL 8288 shown for reference only.
- Setup requirement for asynchronous signal only to guarantee recognition at next CLK.
- Applies only to T<sub>2</sub> state (8 ns into T<sub>3</sub> state).


### WAVEFORMS (Continued)





**MBL 8088**  
**MBL 8088-2**  
**MBL 8088-1**


## WAVEFORMS (Continued)






## WAVEFORMS (Continued)

### ASYNCHRONOUS SIGNAL RECOGNITION




**NOTE:** 1. SETUP REQUIREMENTS FOR ASYNCHRONOUS SIGNALS ONLY TO GUARANTEE RECOGNITION AT NEXT CLK


### BUS LOCK SIGNAL TIMING (MAXIMUM MODE ONLY)



### RESET TIMING



### REQUEST/GRANT SEQUENCE TIMING (MAXIMUM MODE ONLY)




**NOTE:** 1. THE COPROCESSOR MAY NOT DRIVE THE BUSES OUTSIDE THE REGION SHOWN WITHOUT RISKING CONTENTION.



**MBL 8088**  
**MBL 8088-2**  
**MBL 8088-1**

### HOLD/HOLD ACKNOWLEDGE TIMING (MINIMUM MODE ONLY)







**MBL 8088**  
**MBL 8088-2**  
**MBL 8088-1**

**TABLE 2 — INSTRUCTION SET SUMMARY (Continued)\***

**CONTROL TRANSFER**

**CALL = Call:**

Direct within segment

Indirect within segment

Direct intersegment

Indirect intersegment

**JMP = Unconditional Jump:**

Direct within segment

Direct within segment-short

Indirect within segment

Direct intersegment

Indirect intersegment

**RET = Return from CALL:**

Within segment

Within seg. adding immed. to SP

Intersegment

Intersegment, adding immediate to SP

**JE/JZ** = Jump on equal/zero

**JL/JNGE** = Jump on less/not greater or equal

**JLE/JNG** = Jump on less or equal/not greater

**JB/JNAE** = Jump on below/not above or equal

**JBE/JNA** = Jump on below or equal/not above

**JP/JPE** = Jump on parity/parity even

**JO** = Jump on overflow

**JS** = Jump on sign

**JNE/JNZ** = Jump on not equal/not zero

**JNL/JGE** = Jump on not less/greater or equal

**JNLE/JG** = Jump on not less or equal/greater

7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
1	1	1	0	1	0	0		disp-low							disp-high
1	1	1	1	1	1	1	1	mod 0	1	0					r/m
1	0	0	1	1	0	1	0		offset-low						offset-high
									seg-low						seg-high
1	1	1	1	1	1	1	1	mod 0	1	1					r/m

1	1	1	0	1	0	0	1		disp-low						disp-high
1	1	1	0	1	0	1	1		disp						
1	1	1	1	1	1	1	1	mod 1	0	0					r/m
1	1	1	0	1	0	1	0		offset-low						offset-high
									seg-low						seg-high
1	1	1	1	1	1	1	1	mod 1	0	1					r/m

1	1	0	0	0	0	1	1								
1	1	0	0	0	0	1	0		data-low						data-high
1	1	0	0	1	0	1	1								
1	1	0	0	1	0	1	0		data-low						data-high
0	1	1	1	1	0	0	0		disp						
0	1	1	1	1	0	0	0		disp						
0	1	1	1	1	1	0	0		disp						
0	1	1	1	0	0	1	0		disp						
0	1	1	1	0	1	1	0		disp						
0	1	1	1	0	0	0	0		disp						
0	1	1	1	0	0	0	0		disp						
0	1	1	1	0	0	0	1		disp						
0	1	1	1	1	0	1	0		disp						
0	1	1	1	1	1	1	1		disp						

**JNB/JAE** = Jump on not below/above or equal  
**JNBE/JA** = Jump on not below or equal/above  
**JNP/JPO** = Jump on not par/par odd  
**JNO** = Jump on not overflow  
**JNS** = Jump on not sign  
**LOOP** = Loop CX times  
**LOOPZ/LOOPE** = Loop while zero/equal  
**LOOPNZ/LOOPNE** = Loop while not zero/equal  
**JCXZ** = Jump on CX zero

**INT = Interrupt**

Type specified

Type 3

**INTO** = Interrupt on overflow

**IRET** = Interrupt return

**PROCESSOR CONTROL**

**CLC** = Clear carry

**CMC** = Complement carry

**STC** = Set carry

**CLD** = Clear direction

**STD** = Set direction

**CLI** = Clear interrupt

**STI** = Set interrupt

**HLT** = Halt

**WAIT** = Wait

**ESC** = Escape (to external device)

**LOCK** = Bus lock prefix

**NOP** = No operation

7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
0	1	1	0	0	1	1		disp							
0	1	1	0	1	1	1		disp							
0	1	1	1	1	0	1	1		disp						
0	1	1	1	0	0	1	1		disp						
0	1	1	1	0	0	1	0		disp						
1	1	1	0	0	0	1	0		disp						
1	1	1	0	0	0	0	1		disp						
1	1	1	0	0	0	0	0		disp						
1	1	1	0	0	0	1	1		disp						

1	1	0	0	1	1	0	1		type						
1	1	0	0	1	1	0	0								
1	1	0	0	1	1	1	0								
1	1	0	0	1	1	1	1								

1	1	1	1	0	0	0									
1	1	1	1	0	1	0	1								
1	1	1	1	1	0	0	1								
1	1	1	1	1	0	0	0								
1	1	1	1	1	0	1	1								
1	1	1	1	0	1	0	0								
1	1	1	1	0	1	1	1								
1	1	1	1	0	1	0	0								
1	0	0	1	0	1	0	1								
1	1	0	1	1	x	x	x		mod x	x	x	x			r/m
1	1	1	0	0	0	0	0								

1

**Footnotes:**

**AL** = 8-bit accumulator

**AX** = 16-bit accumulator

**CX** = Count register

**DS** = Data segment

**ES** = Extra segment

Above/below refers to unsigned value

Greater = more positive

Less = less positive (more negative) signed values

if d = 1 then "to" reg; if d = 0 then "from" reg

if w = 1 then word instruction; if w = 0 then byte instruction

if mod = 11 then r/m is treated as a REG field

if mod = 00 then DISP = 0\*, disp-low and disp-high are absent

if mod = 01 then DISP = disp-low sign-extended to 16-bits, disp-high is absent

if mod = 10 then DISP = disp-high: disp-low

if r/m = 000 then EA = (BX) + (SI) + DISP

if r/m = 001 then EA = (BX) + (DI) + DISP

if r/m = 010 then EA = (BP) + (SI) + DISP

if r/m = 011 then EA = (BP) + (DI) + DISP

if r/m = 100 then EA = (SI) + DISP

if r/m = 101 then EA = (DI) + DISP

if r/m = 110 then EA = (BP) + DISP\*

if r/m = 111 then EA = (BX) + DISP

DISP follows 2nd byte of instruction (before data if required)

\*except if mod = 00 and r/m = 110 then EA = disp-high: disp-low

if s: w = 01 then 16 bits of immediate data form the operand.

if s: w = 11 then an immediate data byte is sign extended to form the 16-bit operand.

if v = 0 then "count" = 1; if v = 1 then "count" in (CL)

x = don't care

z is used for string primitives for comparison with ZF FLAG

**SEGMENT OVERRIDE PREFIX**

0	0	1	reg 1 1 0
---	---	---	-----------

REG is assigned according to the following table:

16-Bit [w = 1]	8-Bit [w = 0]	Segment
000 AX	000 AL	00 ES
001 CX	001 CL	01 CS
010 DX	010 DL	10 SS
011 BX	011 BL	11 DS
100 SP	100 AH	
101 BP	101 CH	
110 SI	110 DH	
111 DI	111 BH	


Instructions which reference the flag register file as a 16-bit object use

the symbol FLAGS to represent the file:


FLAGS = X:X:X:X:(OF):(DF):(IF):(TF):(SF):(ZF):X:(IAF):X:(IPF):X:(ICF)

\*Mnemonics © Intel Corporation, 1978

# PACKAGE ILLUSTRATION




## PACKAGE DIMENSIONS (Suffix: -C)





MBL 8088  
MBL 8088-2  
MBL 8088-1

## PACKAGE ILLUSTRATION



## PACKAGE DIMENSIONS (Suffix: -P)

