



## PAL-NTSC ONE-CHIP DECODER

Technology: Bipolar

### Features:

- o Chrominance signal processing
- o Two synchronous demodulators for (R-Y) and (B-Y) signals
- o PAL flipflop and PAL switch
- o Horizontal and vertical blanking
- o Luminance signal processing with clamping
- o Linear saturation control
- o (G-Y)- and RGB-Matrix
- o Linear transmission of inserted RGB-signals
- o Colour reference oscillator with twice colour subcarrier frequency
- o Linear contrast and brightness control acting on inserted and matrixed signals
- o Automatic cut off control
- o Emitter-follower outputs to drive RGB-signal stages
- o NTSC option with hue control

### Case:

28-pin dual inline plastic

### Absolute maximum ratings

Supply voltage	Pin 1	$V_S$	13.2	V
Power dissipation $T_{amb} = 65\text{ }^\circ\text{C}$	Fig. 3	$P_{tot}$	1.7	W
Junction temperature		$T_j$	125	$^\circ\text{C}$
Ambient temperature range		$T_{amb}$	0 ... + 70	$^\circ\text{C}$
Storage temperature range		$T_{stg}$	-25 ... + 125	$^\circ\text{C}$

T1.2/1757.0389 E




Fig. 1 Block diagram

## Electrical characteristics

$V_S = 12\text{ V}$ ,  $V_{i8} = 0.45 V_{pp}$ ,  $V_{i4} = 0.39 V_{pp}$ ,  
 $T_{amb} = 25\text{ }^\circ\text{C}$ , and nomiale adjustment<sup>1)</sup>)

for brightness, contrast and saturation,  
 Fig. 2, reference point pin 27,  
 unless otherwise specified

			Min.	Typ.	Max.
Supply voltage range	Pin 1	$V_S$	10.8		13.2 V
Supply current	Pin 1	$I_S$		80	mA
<b>Luminance amplifier</b>					
Input voltage	Pin 8	$V_i$		0.45	$V_{pp}$
Input current	Pin 8	$I_i$			1 $\mu\text{A}$
<b>Chrominance amplifier</b>					
Input voltage range	Pin 4	$V_i$	40		1100 mV <sub>pp</sub>
Nominal input voltage	Pin 4	$V_i$		390	mV <sub>pp</sub>
Control range		$\Delta\text{Chr}$	30		dB
Output signal nom.adjustment, burst signal = $0.64 V_{pp}$	Pin 28	$V_{ochr}$		2	$V_{pp}$
Saturation control range Fig. 5	Pin 5	$C_S$	-44		+6 dB
Phase shift between burst and chrominance	Pin 28				$5^\circ$
Saturation control voltage range	Pin 5	$V_I$	2		4 V
nom. saturation control voltage $\Delta\text{Sat} = 0\text{ dB}$	Pin 5	$V_I$		3	V
Input current	Pin 5	$I_I$			20 $\mu\text{A}$
Control voltage $V_4 = 390\text{ mV}_{pp}$	Pin 2	$V_{OACC}$		4.5	V
$V_4 = 0$	Pin 2	$V_{OACC}$		2.0	V

1) Nomiale adjustment: Max. contrast -5 dB  
 Max. saturation -6 dB  
 Brightness  $V_{11}$  2 V

# TDA 3562 A

			Min.	Typ.	Max.
<b>Reference oscillator</b>					
Oscillator frequency		$f_{osc}$		$2xf_{sc}^2)$	MHz
Capture range $f = 8.8$ MHz		$\Delta f$	500		Hz
Phase shift between reference signal and burst $\Delta f_{osc} = \pm 400$ Hz		$\pm$		$5^\circ$	
Input resistance	Pin 26	$R_i$		400	$\Omega$
Input capacitance	Pin 26	$C_i$			10 pF
<b>Demodulator</b>					
Input signal $F_v$ at pin 23 and $F_u$ at pin 22					
Input burst signal amplitude	Pin 22,23	$V_i$		80	mV
Input resistance	Pin 22,23	$R_i$		1	k $\Omega$
Ratio of demodulated signals without luminance signal	Pin 17/13	$(B-Y)/(R-Y)$		1.78	
without (B-Y)	Pin 15/13	$(G-Y)/(R-Y)$		-0.51	
without (R-Y)	Pin 15/17	$(G-Y)/(B-Y)$		-0.19	
<b>RGB-matrix and output amplifier</b>					
Output voltage	Pin 13,15,17	$V_o$		4	$V_{pp}$
Maximum white level	Pin 13,15,17	$V_0$		10	V
Relative spread between R-,G- and B output signals		$\Delta V_{ORGB}$			10 %
Variation of black level at contrast control range	Pin 6	$\Delta V_I$			200 mV
Relative black level variation during variation of contrast saturation and brightness		$\Delta V_{SC}$			20 mV
Differential black level drift $\Delta T_{amb} = 40$ °C		$\Delta V_{Tamb}$			20 mV

2)  $f_{cs}$  = colour subcarrier frequency

			Min.	Typ.	Max.
Blanking level at RGB outputs	Pin 13,15,17	$V_{BL}$		0.95	V
Residual $f = 8.8$ MHz		$V_C$			150 mV
Frequency response $f = 0 \dots 5$ MHz, reference point pin 8	Pin 13,15,17	$\Delta f$			3 dB
Black level output voltage $V_{11} = 2$ V	Pin 13,15,17	$V_0$		3	V
Cut-off control range $V_{ORGB}(\text{Black level}) = 3V, V_{11} = 2V$		$\pm V_I$		2	V
Slope of brightness control voltage range	Fig. 6	$V_{13}, V_{15}, V_{17}, V_{11}$		1.3	V/V
Nom. brightness adjustm. voltage for signal black level equal to cut off pulse level		$V_{11}$		2.0	V
Input current		$I_{11}$			5 $\mu A$
Contrast control range	Fig. 4	$\Delta \text{Contr}$		-15...+5	dB
Contrast control voltage	Pin 6	$Y_I$	2		4 V
nom. control voltage $A_{\text{Contr}} = 0$ dB	Pin 6	$V_I$		3.1	V
Input current	Pin 6	$I_I$			15 $\mu A$
<b>Cut-off control<sup>3)</sup></b>					
Required bias voltage	Pin 18	$V_I$		5	V
Internal limiting at	Pin 18	$V_I$		9	V
Differential voltage between cut-off and leakage current information	Pin 18	$\Delta V_I$		0.5	V
Input resistance during scanning time	Pin 18	$R_i$		1.5	k $\Omega$
Input current during cut-off measurement	Pin 18	$I_I$			2 $\mu A$

3) The controlling is activated during the first 3 lines after vertical blanking

# TDA 3562 A

			Min.	Typ.	Max.
Max. input current during scanning time	Pin 18	$I_I$			10 mA
Input current, outtime of measurement	Pin 18	$I_I$			50 nA
<b>Super sandcastle input</b>					
Input voltages for burst gating and clamping	Pin 7	$V_I$	7.5		V
Horizontal pulse separation	Pin 7	$V_I$	4		5 V
RGB-signal blanking	Pin 7	$V_I$	2		3 V
No gating	Pin 7	$V_I$			1 V
<b>NTSC-Operation</b>					
PAL-operation	Pin 24,25	V		9...11	V
PAL/NTSC-switch activated	Pin 24,25	V		8.8	V
Current-mean value $t_p = 4 \mu s$	Pin 24,25	I		90	$\mu A$
NTSC hue control				$\pm 40^\circ$	
NTSC hue control voltage	Pin 24,25	V		7.5...8.5	V
<b>RGB signal insertion</b>					
Input voltages $V_{oRGB} = 4 V_{pp}$	Pin 12,14,16	$V_i$		1	$V_{pp}$
Input currents	Pin 12,14,16	$I_I$			10 $\mu A$
Difference between the black levels of the RGB signals and the inserted RGB signals at the outputs	Pin 13,15,17	$\Delta V_o$			200 mV
Output rise time	Pin 13,15,17	$t_r$		50	ns

# TDA 3562 A

			Min.	Typ.	Max.
Differential delay time for the three channels	Pin 13,15,17	$t_{diff}$			40 ns
Signal switching					
Insertion -ON	Pin 9	$V_I$		0.9...3	V
-OFF	Pin 9	$V_I$			0.4 V
Delay time between signal switching voltage and signal switching at the outputs	Pin 13,15,17	$t_d$		60	ns

# TDA 3562 A










Fig. 2 Test circuit





# TDA 3562 A

Dimensions in mm



Technical drawings according to DIN specifications

Case  
 20 B 28 DIN 41 866  
 JEDEC MO 015  
 DIP 28

8 634 0