

REMOTE CONTROL SYSTEM FOR INFRARED OPERATION

The SAF1032P (receiver/decoder) and the SAF1039P (transmitter) form the basic parts of a sophisticated remote control system (pcm: pulse code modulation) for infrared operation. The ICs can be used, for example, in TV, audio, industrial equipment, etc.

Features:

SAF1032P receiver/decoder:

- 16 programme selection codes
- automatic preset to stand-by at power 'ON', including automatic analogue base settings to 50% and automatic preset of programme selection '1' code
- 3 analogue function controls, each with 63 steps
- single supply voltage
- protection against corrupt codes.

SAF1039P transmitter:

- 32 different control commands
- static keyboard matrix
- current drains from battery only during key closure time
- two transmission modes selectable.

The devices are implemented in LOC MOS (Local Oxidation Complementary MOS) technology to achieve an extremely low power consumption.

Inputs and outputs are protected against electrostatic effects in a wide variety of device-handling situations. However, to be totally safe, it is desirable to take handling precautions into account.




Fig. 1 Pin designations.

PACKAGE OUTLINES

SAF1032P: 18-lead DIL; plastic (SOT102).

SAF1039P: 16-lead DIL; plastic (SOT38Z).

PINNING

To facilitate easy function recognition, each integrated circuit pin has been allocated a code as shown below.

SAF1032P

| | | | | | |
|---|------|---------------------|----|------|-----------------|
| 1 | L3ØT | linear output | 10 | HØLD | control input |
| 2 | L2ØT | linear output | 11 | DATA | data input |
| 3 | L1ØT | linear output | 12 | MAIN | reset input |
| 4 | BIND | binary 8 output | 13 | ØSCI | clock input |
| 5 | BINC | binary 4 output | 14 | SELD | binary 8 output |
| 6 | BINB | binary 2 output | 15 | SELC | binary 4 output |
| 7 | BINA | binary 1 output | 16 | SELB | binary 2 output |
| 8 | TVØT | on/off input/output | 17 | SELA | binary 1 output |
| 9 | VSS | | 18 | VDD | |

SAF1039P


| | | | | | |
|---|------|----------------------------------|----|------|--------------------------|
| 1 | TRX0 | keyboard input | 9 | TRØ1 | oscillator control input |
| 2 | TRX1 | keyboard input | 10 | TRØ2 | oscillator control input |
| 3 | TRX2 | keyboard input | 11 | TRSL | keyboard select line |
| 4 | TRX3 | keyboard input | 12 | TRY3 | keyboard input |
| 5 | TRDT | data output | 13 | TRY2 | keyboard input |
| 6 | TINH | inhibit output/mode select input | 14 | TRY1 | keyboard input |
| 7 | TRØS | oscillator output | 15 | TRY0 | keyboard input |
| 8 | VSS | | 16 | VDD | |

BASIC OPERATING PRINCIPLES

The data to be transmitted are arranged as serial information with a fixed pattern (see Fig. 2), in which the data bit-locations B_0 to B_4 represent the generated key-command code. To cope with IR (infrared) interferences of other sources a selective data transmission is present. Each transmitted bit has a burst of 26 oscillator periods.

Before any operation will be executed in the receiver/decoder chip, the transmitted data must be accepted twice in sequence. This means the start code must be recognized each time a data word is applied and comparison must be true between the data bits of two successively received data words. If both requirements are met, one group of binary output buffers will be loaded with a code defined by the stored data bits, and an internal operation can also take place. See operating code table.

The contents of the 3 analogue function registers are available on the three outputs in a pulse code versus time modulation format after D (digital) to A (analogue) conversion. The proper analogue levels can be obtained by using simple integrated networks. For local control a second transmitter chip (SAF1039P) is used (see Fig. 7).



(1) $T_0 = 1$ clock period = 128 oscillator periods. (2) f_t in kHz.

Fig. 2 Pattern for data to be transmitted.

TIMING CONSIDERATIONS

The transmitter and receiver operate at different oscillator frequencies. Due to the design neither frequency is very critical, but correlation between them must exist. Calculation of these timing requirements shows the following.

With a tolerance of $\pm 10\%$ on the oscillator frequency (f_t) of the transmitter, the receiver oscillator frequency ($f_r = 3 \times f_t$) must be kept constant with a tolerance of $\pm 20\%$.

On the other hand, the data pulse generated by the pulse stretcher circuit (at the receiver side) may vary $\pm 25\%$ in duration.

GENERAL DESCRIPTION OF THE SAF1039P TRANSMITTER




Fig. 3 Block diagram of SAF1039P transmitter.

Any keyboard activity on the inputs TRX0 to TRX3, TRY0 to TRY3 and TRSL will be detected. For a legal key depression, one key down at a time (one TRX and TRY input activated), the oscillator starts running and a data word, as shown on the previous page, is generated and supplied to the output TRDT. If none, or more than 2 inputs are activated at the same time, the input detection logic of the chip will generate an overall reset and the oscillator stops running (no legal key operation).

This means that for each key-bounce the logic will be reset, and by releasing a key the transmitted data are stopped at once.

The minimum key contact time required is the duration of two data words. The on-chip oscillator is frequency controlled with the external components R1 and C1 (see circuit Fig. 6); the addition of resistor R2 means that the oscillator frequency is practically independent of supply voltage variations. A complete data word is arranged as shown in Fig. 2, and has a length of $32 \times T_0$ ms, where $T_0 = 2^7/f_t$.

Operation mode

| | DATA | FUNCTION OF TINH |
|---|------------------------------|--|
| 1 | unmodulated: LOCAL operation | output, external pull-up resistor to VDD |
| 2 | modulated: REMOTE control | input, connected to VSS |

GENERAL DESCRIPTION OF THE SAF1032P RECEIVER/DECODER




Fig. 4 Block diagram of SAF1032P receiver/decoder.

The logic circuitry of the receiver/decoder chip is divided into four main parts as shown in the block diagram above.

Part I

This part decodes the applied DATA information into logic '1' and '0'. It also recognizes the start code and compares the stored data-bits with the new data-bits accepted.

Part II

This part stores the programme selection code in the output group (BINF) and memorizes it for condition HOLD = LOW.

It puts the functional code to output group (SELF) during data accept time, and decodes the internally used analogue commands (ANDEC).

Part III

This part controls the analogue function registers (each 6-bits long), and connects the contents of the three registers to the analogue outputs by means of D/A conversion. During sound mute, output L1ØT will be forced to HIGH level.

Part IV

This part keeps track for correct power 'ON' operation, and puts chip in 'stand-by' condition at supply voltage interruptions.

The logic design is dynamic and synchronous with the clock frequency (ØSCI), while the required control timing signals are derived from the bit counter (BITC).

Operation

Serial information applied to the DATA input will be translated into logic '1' and '0' by means of a time ratio detector.

After recognizing the start code (CSTØ) of the data word, the data bits will be loaded into the data shift register (SRDT). At the first trailing edge of the following data word a comparison (KØM) takes place between the contents of SRDT and the buffer register (BFR). If SRDT equals BFR, the required operation will be executed under control of the comparator counter (CØMP).

As shown in the operating code table on the next page, the 4-bit wide binary output buffer (BINF) will be loaded for BFR0 = '0', while for BFR0 = '1' the binary output buffer (SELF), also 4-bit wide will be activated during the data accept time.

At the same time operations involving the internal commands are executed. The contents of the analogue function registers (each 6-bits long) are controlled over 63 steps, with minimum and maximum detection, while the D/A conversion results in a pulsed output signal with a conversion period of 384 clock periods (see Fig. 5).

First power 'ON' will always put the chip in the 'stand-by' position. This results in an internal clearing of all logic circuitry and a 50% presetting of the contents of the analogue registers (analogue base value). The programme selection '1' code will also be prepared and all the outputs will be non-active (see operating output code table).

From 'stand-by' the chip can be made operational via a programme selection command, generated LOCAL or via REMOTE, or directly by forcing the TV ON/OFF output (TVØT) to zero for at least 2 clock periods of the oscillator frequency.

For POWER ON RESET a negative-going pulse should be applied to input MAIN, when V_{DD} is stabilized; pulse width LOW ≥ 100 µs.




Fig. 5 Analogue output pulses.

OPERATING CODE TABLE

| key-matrix position | | | buffer BFR | | | | | BINF (BIN.) | | | | SELF (SEL.) | | | | function |
|---------------------|------|------|------------|---|---|---|---|-------------|---|---|---|-------------|---|---|---|-----------------------|
| TRX. | TRY. | TRSL | 0 | 1 | 2 | 3 | 4 | A | B | C | D | A | B | C | D | |
| 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | programme select + ON |
| 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | |
| 0 | 2 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | |
| 0 | 3 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | |
| 1 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | |
| 1 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | |
| 1 | 2 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | |
| 1 | 3 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | |
| 2 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | programme select + ON |
| 2 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | |
| 2 | 2 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | |
| 2 | 3 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | |
| 3 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | |
| 3 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | |
| 3 | 2 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | |
| 3 | 3 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | |
| 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | X | X | X | X | 0 | 1 | 1 | 1 | analogue base |
| 0 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | X | X | X | X | 0 | 0 | 1 | 1 | reg. (LIN3) + 1 |
| 0 | 2 | 1 | 1 | 0 | 1 | 0 | 0 | X | X | X | X | 0 | 1 | 0 | 1 | reg. (LIN2) + 1 |
| 0 | 3 | 1 | 1 | 0 | 0 | 0 | 0 | X | X | X | X | 0 | 0 | 0 | 1 | reg. (LIN1) + 1 |
| 1 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | OFF |
| 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | X | X | X | 1 | 0 | 1 | 1 | reg. (LIN3) - 1 |
| 1 | 2 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | X | X | X | 1 | 1 | 0 | 1 | reg. (LIN2) - 1 |
| 1 | 3 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | X | X | X | 1 | 0 | 0 | 1 | reg. (LIN1) - 1 |
| 2 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | X | X | X | X | 0 | 1 | 1 | 0 | mute (set/reset) |
| 2 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | X | X | X | X | 0 | 0 | 1 | 0 | spare functions |
| 2 | 2 | 1 | 1 | 0 | 1 | 0 | 1 | X | X | X | X | 0 | 1 | 0 | 0 | |
| 2 | 3 | 1 | 1 | 0 | 0 | 0 | 1 | X | X | X | X | 0 | 0 | 0 | 0 | |
| 3 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | X | X | X | X | 1 | 1 | 1 | 0 | |
| 3 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | X | X | X | X | 1 | 0 | 1 | 0 | |
| 3 | 2 | 1 | 1 | 1 | 1 | 0 | 1 | X | X | X | X | 1 | 1 | 0 | 0 | |
| 3 | 3 | 1 | 1 | 1 | 0 | 0 | 1 | X | X | X | X | 1 | 0 | 0 | 0 | |

Note

Reset mute also on programme select codes, (LIN1) ± 1, and analogue base.

OPERATING OUTPUT CODE

| | (BIN.) | | | | (SEL.) | | | | (L.ØT) | | | TVØT |
|--|--------|---|---|---|--------|---|---|---|--------|---|---|------|
| | A | B | C | D | A | B | C | D | 1 | 2 | 3 | |
| 'stand-by' OFF via remote | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 |
| ON – 'not hold' condition non-operating | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | X | X | X | 0 |
| ON – 'hold' condition non-operating | X | X | X | X | 1 | 1 | 1 | 1 | X | X | X | 0 |

RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

| | | |
|---------------------------------|--------------|----------------|
| Supply voltage | V_{DD-VSS} | –0,5 to 11 V |
| Input voltage | V_I | max. 11 V |
| Current into any terminal | $\pm I_I$ | max. 10 mA |
| Power dissipation (per output) | P_O | max. 50 mW |
| Power dissipation (per package) | P_{tot} | max. 200 mW |
| Operating ambient temperature | T_{amb} | –40 to +85 °C |
| Storage temperature | T_{stg} | –65 to +150 °C |

CHARACTERISTICS

 $T_{amb} = 0$ to $+85$ °C (unless otherwise specified)

SAF1039P only

| | symbol | min. | typ. | max. | | V _{DD} V | T _{amb} °C |
|---|------------------|--------------------|------------------|----------------------|-----|----------------------|------------------------|
| Recommended supply voltage | V _{DD} | 7 | — | 10 | V | | |
| Supply current quiescent | I _{DD} | — | — | 10 | μA | 10 | 25 |
| operating; TR01 at V _{SS} ; outputs unloaded; one keyboard switch closed | I _{DD} | — | 1 | 50 | μA | 7 | 65 |
| | I _{DD} | — | 0,8 | 1,7 | mA | 10 | all |
| | I _{DD} | — | 0,8 | — | mA | 10 | 25 |
| Inputs (note 1) TR02; TINH (note 2) input voltage HIGH | V _{IH} | 0,8V _{DD} | — | V _{DD} | V | 7 to 10 | all |
| input voltage LOW | V _{IL} | 0 | — | 0,2V _{DD} | V | 7 to 10 | all |
| input current | I _I | — | 10 ⁻⁵ | 1 | μA | 10 | 25 |
| Outputs TRDT; TR0S; TR01 output current HIGH at V _{OH} = V _{DD} - 0,5 V | -I _{OH} | 0,4 | — | — | mA | 7 | all |
| output current LOW at V _{OL} = 0,4 V | I _{OL} | 0,4 | — | — | mA | 7 | all |
| TRDT output leakage current when disabled V _O = V _{SS} to V _{DD} | I _{OL} | — | — | 1 | μA | 10 | 25 |
| TINH output current LOW V _{OL} = 0,4 V | I _{OL} | 0,4 | — | — | mA | 7 | all |
| Oscillator maximum oscillator frequency | f _{osc} | 120 | — | — | kHz | | |
| frequency variation with supply voltage, temperature and spread of IC properties at f _{nom} = 36 kHz (note 3) | Δf | — | — | 0,15f _{nom} | | 7 to 10 | all |
| oscillator current drain at f _{nom} = 36 kHz | I _{osc} | — | 1,3 | 2,5 | mA | 10 | 25 |

Notes follow characteristics.

CHARACTERISTICS

T_{amb} = 0 to +85 °C (unless otherwise specified)

SAF1032P only

| | symbol | min. | typ. | max. | | V _{DD} V | T _{amb} °C |
|--|---------------------------------|--------------------|------------------|--------------------|----|----------------------|------------------------|
| Recommended supply voltage | V _{DD} | 8 | — | 10 | V | | |
| Supply current | | | | | | | |
| quiescent | I _{DD} | — | — | 50 | μA | 10 | 25 |
| | | — | 1 | 300 | μA | 10 | 85 |
| operating; I _O = 0; at ØSCI frequency of 100 kHz | I _{DD} | — | — | 1 | mA | 10 | all |
| Inputs | | | | | | | |
| DATA; ØSCI; HØLD; TVØT (see note 4) | | | | | | | |
| input voltage HIGH | V _{IH} | 0,7V _{DD} | — | V _{DD} | V | 8 to 10 | all |
| input voltage LOW | V _{IL} | 0 | — | 0,2V _{DD} | V | 8 to 10 | all |
| MAIN; tripping levels | | | | | | | |
| input voltage increasing | V _{ti} | 0,4V _{DD} | — | 0,9V _{DD} | V | 5 to 10 | all |
| input voltage decreasing | V _{td} | 0,1V _{DD} | — | 0,6V _{DD} | V | 5 to 10 | all |
| input current; all inputs except TVØT | I _I | — | 10 ⁻⁵ | 1 | μA | 10 | 25 |
| input signal rise and fall times (10% and 90% V _{DD}) all inputs except MAIN | t _r , t _f | — | — | 5 | μs | 8 to 10 | all |
| Outputs | | | | | | | |
| programme selection: BINA/B/C/D | | | | | | | |
| auxiliary: SELA/B/C/D | | | | | | | |
| analogue: L3ØT; L2ØT; L1ØT TVØT (note 4) | | | | | | | |
| all open drain n-channel output current LOW at V _{OL} = 0,4 V | I _{OL} | 1,6 | — | — | mA | 8 | all |
| output leakage current at V _O = V _{SS} to V _{DD} | I _{OL} | — | — | 10 | μA | 10 | all |

For note 4 see next page.

Notes to characteristics

1. The keyboard inputs (TRX.; TRY.; TRSL) are not voltage driven (see application information diagram Fig. 6).

If one key is depressed, the circuit generates the corresponding code. The number of keys depressed at a time, and this being recognized by the circuit as an illegal operation, depends on the supply voltage (V_{DD}) and the leakage current (between device and printed-circuit board) externally applied to the keyboard inputs.

If no leakage is assumed, the circuit recognizes an operation as illegal for any number of keys > 1 depressed at the same time with $V_{DD} = 7 \text{ V}$. At a leakage due to a $1 \text{ M}\Omega$ resistor connected to each keyboard input and returned to either V_{DD} or V_{SS} , the circuit recognizes at least 2 keys depressed at a time with $V_{DD} = 7 \text{ V}$.

The highest permissible values of the contact series resistance of the keyboard switches is 500Ω .

2. Inhibit output transistor disabled.
3. Δf is the width of the distribution curve at 2σ points ($\sigma =$ standard deviation).
4. Terminal TV \emptyset T is input for manual 'ON'. When applying a LOW level TV \emptyset T becomes an output carrying a LOW level.

APPLICATION INFORMATION






Fig. 6 Interconnection diagram of transmitter circuit SAF1039P in a remote control system, for a television receiver with 12 programmes.



7274355.2

Fig. 7 Interconnection diagram showing the SAF1032P and SAF1039P used in a TV control system.



7274354.1

Fig. 8 Additional circuits from outputs L1 \emptyset T (1), L2 \emptyset T (2), L3 \emptyset T (3) and TV \emptyset T (4) of the SAF1032P in circuit of Fig. 7.