

SANYO

No.1086C

LA7820

Monolithic Linear IC

Color TV Synchronization, Deflection Circuit

The LA7820 is an IC containing not only the main functions required to achieve synchronization and deflection in color television receivers but also a generator of horizontal, vertical blanking pulses and a generator of burst gate pulses (sand castle type). It is a multifunctional IC ideally suited for use in color television receivers aiming at high-quality picture reproduction.

Functions

- Synchronizing separation
- Vertical oscillation
- Horizontal AFC
- Horizontal oscillation
- Composite castle pulse (burst gate pulse + horizontal blanking pulse)
- Vertical drive
- Composite blanking pulse (vertical + horizontal blanking pulse)
- X-ray protection

Features

- Horizontal and vertical oscillations are stable against variations in ambient temperature and supply voltage due to small warm-up drift.
- Small variation in horizontal oscillation frequency
- Good linearity and interlace because DC bias at vertical output stage is subjected to sampling control within retrace time.
- Vertical blanking pulse width can be set freely by peripheral parts
- Minimized picture distortion because AFC circuit is defeated during vertical trigger pulse input period.
- Multifunctional and compact (DIP-18).


Maximum Ratings at $T_a = 25^\circ\text{C}$

Maximum Supply Voltage	V _{CC14}	14	V
Maximum Supply Current	I _{CC18}	16	mA
Maximum Applied Voltage	V ₁₁	-6	V
Allowable Power Dissipation	P _{d max} $T_a = 60^\circ\text{C}$	570	mW
Operating Temperature	T _{opg}	-20 to +85	°C
Storage Temperature	T _{stg}	-55 to +125	°C

Operating Conditions at $T_a = 25^\circ\text{C}$

Recommended Supply Voltage	V _{CC14}	12	V
----------------------------	-------------------	----	---

This application circuit diagrams and circuit constants herein are included as an example and provide no guarantees for designing equipment to be mass-produced. The information herein is believed to be accurate and reliable. However, no responsibility is assumed by SANYO for its use, nor for any infringements of patents or other rights of third parties which may result from its use.

**Case Outline 3007A-D18IC
(unit : mm)**


Specifications and information herein are subject to change without notice.

SANYO Electric Co.,Ltd. Semiconductor Overseas Marketing Div.
Natsume Bldg., 18-6, 2-chome, Yushima, Bunkyo-ku, TOKYO 113 JAPAN

LA7820


Operating Characteristics at $T_a = 25^\circ\text{C}$, $V_{CC14} = 12\text{V}$, See Test Circuit.		min	typ	max	unit
V_{CC14} Current Dissipation	I_{CC14}	13.5	29.0	mA	
V_{CC18} Supply Voltage	V_{CC18}	11.8	13.2	V	
Zener Bias Minimum Current			13	mA	
Sync Separation Input DC Level		9.0	9.6	V	
Sync Signal Peak Value		9.5	11.5	V	
Burst Gate Pulse Peak Value (SCP)		9.5	11.5	V	
Burst Gate Pulse Leading Edge	T_{BR}		0.6	μs	
Delay Time 1 (SCP)		3.6	4.2	μs	
Burst Gate Pulse Leading Edge	T_{BF}		2.7	μs	
Delay Time 2 (SCP)			3.3	V	
Horizontal Blanking Pulse			2.7	V	
Peak Value (SCP)			12.7	13.5	V
Horizontal Blanking Pulse	$I = 1\text{mA}$				
Peak Value (CBP)		7.2	8.2	V	
Vertical Blanking Pulse					
Peak Value (CBP)			9.0	11.0	Hz
Vertical Frequency Pull-in Range	f_V		50	60	Hz
Vertical Free-running Frequency			-0.5	0.5	Hz
Supply Voltage Dependence of Vertical Frequency			3.8	4.4	V
Midpoint Control Threshold Level			5.0	5.7	V
Vertical Blanking Threshold Level				4	V
Vertical Oscillation Start Voltage					
Temperature Characteristic of Vertical Frequency			-0.028	0.028	$\text{Hz}/^\circ\text{C}$
Vertical Driver Amplification Factor			12	17	dB
Horizontal AFCD.C Loop Gain			± 0.6	± 1.5	mA
Horizontal Free-running Frequency	f_H		-750	750	Hz
Horizontal Oscillation Start Voltage				4	V
Supply Voltage Dependence of Horizontal Frequency			-50	50	Hz

Equivalent Circuit Block Diagram




LA7820

Sample Application Circuit 1



Sample Application Circuit 2



Application where the vertical output circuit is operated from Low B

If the vertical output circuit is operated from Low B (12V), the configuration is Sample Application Circuit 1 may cause the output DC bias to be unstable. This occurs when the output midpoint voltage is made lower than the reference voltage ($0.433\text{V}_{\text{CC}}$) on pin 9 (DC feedback pin of IC). Sample Application Circuit 2 can be used to prevent this phenomenon. As shown above, V_{CC} and output midpoint voltage V_{C} are divided by R_2 , R_3 and feedback is applied to pin 9 from this divided voltage V_S ($\text{V}_S > \text{V}_{\text{C}}$). R_2 , R_3 must be set so that $0.433\text{V}_{\text{CC}} < \text{V}_S$ is yielded.