# FAIRCHILD

SEMICONDUCTOR

# DM74LS390 Dual 4-Bit Decade Counter

#### **General Description**

Each of these monolithic circuits contains eight masterslave flip-flops and additional gating to implement two individual four-bit counters in a single package. The DM74LS390 incorporates dual divide-by-two and divideby-five counters, which can be used to implement cycle lengths equal to any whole and/or cumulative multiples of 2 and/or 5 up to divide-by-100. When connected as a bi-quinary counter, the separate divide-by-two circuit can be used to provide symmetry (a square wave) at the final output stage. The DM74LS390 has parallel outputs from each counter stage so that any submultiple of the input count frequency is available for system-timing signals.

#### August 1986 Revised March 2000

# DM74LS390 Dual 4-Bit Decade Counter

### **Ordering Code:**

Order Number Package Number Package Description					
DM74LS390M	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow			
DM74LS390N N16E 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide					
Devices also available	Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.				

**Features** 

tation

Dual version of the popular DM74LS90

provide dual  $\div$  2 and  $\div$  5 counters

Direct clear for each 4-bit counter

■ DM74LS390...individual clocks for A and B flip-flops


Dual 4-bit version can significantly improve system den-

Buffered outputs reduce possibility of collector commu-

sities by reducing counter package count by 50%

■ Typical maximum count frequency...35 MHz

#### **Connection Diagram**



© 2000 Fairchild Semiconductor Corporation DS006433

# DM74LS390

# Function Tables

# **BCD Count Sequence**

(Each Counter) (Note 1)							
0		Outputs					
Count	Q <sub>D</sub>	Q <sub>C</sub>	Q <sub>B</sub>	Q <sub>A</sub>			
0	L	L	L	L			
1	L	L	L	Н			
2	L	L	Н	L			
3	L	L	н	Н			
4	L	Н	L	L			
5	L	Н	L	Н			
6	L	Н	н	L			
7	L	Н	Н	Н			
8	н	L	L	L			
9	Н	L	L	Н			

Bi-Quinary (5-2)
(Each Counter) (Note 2)


		, ,		
Count		Out	puts	
Count	Q <sub>A</sub>	QD	Q <sub>C</sub>	Q <sub>B</sub>
0	L	L	L	L
1	L	L	L	Н
2	L	L	Н	L
3	L	L	Н	н
4	L	Н	L	L
5	н	L	L	L
6	н	L	L	Н
7	н	L	Н	L
8	н	L	Н	Н
9	н	Н	L	L

H = HIGH Level L = LOW Level

Note 1: Output  $Q_A$  is connected to input B for BCD count.

Note 2: Output  $Q_D$  is connected to input A for Bi-quinary count.

## Logic Diagram



#### Absolute Maximum Ratings(Note 3)

Supply Voltage	7V
Input Voltage	
Clear	7V
A or B	5.5V
Operating Free Air Temperature Range	$0^{\circ}C$ to $+70^{\circ}C$
Storage Temperature Range	$-65^{\circ}C$ to $+150^{\circ}C$

Note 3: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

# DM74LS390

## **Recommended Operating Conditions**

Symbol	Parameter		Min	Nom	Max	Units	
V <sub>CC</sub>	Supply Voltage		4.75	5	5.25	V	
V <sub>IH</sub>	HIGH Level Input Voltage		2			V	
/ <sub>IL</sub>	LOW Level Input Voltage				0.8	V	
он	HIGH Level Output Current				-0.4	mA	
OL	LOW Level Output Current				8	mA	
f <sub>CLK</sub>	Clock Frequency (Note 4)	A to Q <sub>A</sub>	0		25	MHz	
		B to Q <sub>B</sub>	0		20		
f <sub>CLK</sub>	Clock Frequency (Note 5)	A to Q <sub>A</sub>	0		20	MHz	
		B to Q <sub>B</sub>	0		15		
W	Pulse Width (Note 4)	A	20			1	
		В	25			ns	
	Clear HIGH		20			1	
t <sub>REL</sub>	Clear Release Time (Note 6)(Note 7)		25↓			ns	
T <sub>A</sub>	Free Air Operating Temperature		0		70	°C	

Note 5:  $C_L = 50$  pF,  $R_L = 2 k\Omega$ ,  $T_A = 25^{\circ}C$  and  $V_{CC} = 5V$ .

Note 6: The symbol  $(\downarrow)$  indicates the falling edge of the clear pulse is used for reference.

Note 7:  $T_A = 25^{\circ}$ C and  $V_{CC} = 5V$ .

#### **Electrical Characteristics**

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Condition	S	Min	Typ (Note 8)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$			1	-1.5	V
V <sub>OH</sub>	HIGH Level Output Voltage	V <sub>CC</sub> = Min, I <sub>OH</sub> = Max V <sub>II</sub> = Max, V <sub>IH</sub> = Min		2.7	3.4		V
V <sub>OL</sub> LOW Level Output Voltage	LOW Level	$V_{IL} = Max, V_{IH} = Max$ $V_{IL} = Max, V_{IH} = Min$			0.35	0.5	V
		I <sub>OL</sub> = 4 mA, V <sub>CC</sub> = Min			0.25	0.4	
l <sub>l</sub>	Input Current @ Max	V <sub>CC</sub> = Max, V <sub>I</sub> = 7V	Clear			0.1	
	Input Voltage	V <sub>CC</sub> = Max	A			0.2	mA
		$V_{I} = 5.5V$	В			0.4	
IIH	HIGH Level	V <sub>CC</sub> = Max	Clear		1 1	20	
	Input Current	$V_1 = 2.7V$	A			40	μA
			В			80	
IIL	LOW Level	V <sub>CC</sub> = Max, V <sub>I</sub> = 0.4V	Clear			-0.4	
	Input Current		A			-1.6	mA
			В		1	-2.4	
los	Short Circuit Output Current	V <sub>CC</sub> = Max (Note 9)	I	-20	1	-100	mA
Icc	Supply Current	V <sub>CC</sub> = Max (Note 10)			15	26	mA

Note 8: All typicals are at V\_{CC} = 5V, T\_A = 25^{\circ}C.

Note 9: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 10: I<sub>CC</sub> is measured with all outputs OPEN, both CLEAR inputs grounded following momentary connection to 4.5 and all other inputs grounded.

$\mathbf{u}$
ര
က
S
4
~
5
Ξ

# Switching Characteristics

Symbol	Parameter		$R_L = 2 k\Omega$				1
		From (Input)	C <sub>L</sub> =	15 pF	C <sub>L</sub> = 50 pF		Units
		To (Output)	Min	Max	Min	Max	
f <sub>MAX</sub>	Maximum Clock	A to Q <sub>A</sub>	25		20		MHz
	Frequency	B to Q <sub>B</sub>	20		15		IVII 12
t <sub>PLH</sub>	Propagation Delay Time LOW-to-HIGH Level Output	A to Q <sub>A</sub>		20		24	ns
4							
t <sub>PHL</sub>	Propagation Delay Time HIGH-to-LOW Level Output	A to Q <sub>A</sub>		20		30	ns
t <sub>PLH</sub>	Propagation Delay Time LOW-to-HIGH Level Output	A to Q <sub>C</sub>		60		81	ns
+	Propagation Delay Time						
t <sub>PHL</sub>	HIGH-to-LOW Level Output	A to Q <sub>C</sub>		60		81	ns
t <sub>PLH</sub>	Propagation Delay Time	B to Q <sub>B</sub>		21		27	ns
	LOW-to-HIGH Level Output		21	21		21	113
t <sub>PHL</sub>	Propagation Delay Time	B to Q <sub>B</sub>		21		33	ns
	HIGH-to-LOW Level Output	DIOQB				55	115
t <sub>PLH</sub>	Propagation Delay Time	B to Q <sub>C</sub>		39		51	ns
	LOW-to-HIGH Level Output			55		51	
t <sub>PHL</sub>	Propagation Delay Time	B to Q <sub>C</sub>	39	39		54	ns
	HIGH-to-LOW Level Output						
t <sub>PLH</sub>	Propagation Delay Time	B to Q <sub>D</sub>		21		27	ns
	LOW-to-HIGH Level Output	D to QD					115
t <sub>PHL</sub>	Propagation Delay Time	B to Q <sub>D</sub>		21		33	ns
	HIGH-to-LOW Level Output			21			115
t <sub>PHL</sub>	Propagation Delay Time	Clear to Any Q		39		45	ns
	HIGH-to-LOW Level Output	Clear to Any Q		55		75	115

